

Faculteit Industriële
Ingenieurswetenschappen

master in de industriële wetenschappen: energie

Masterthesis

EMI Effects of Reduced DC-Link Capacitance in On-Board Chargers

Danilo Carta
Saravpreet Singh

Scriptie ingediend tot het behalen van de graad van master in de industriële wetenschappen: energie

PROMOTOR :
Prof. dr. ir. Wilmar MARTINEZ

COPROMOTOR :
ing. Tim GEBOERS
De heer Wout VANDERWEGEN

Gezamenlijke opleiding UHasselt en KU Leuven



Universiteit Hasselt | Campus Diepenbeek | Faculteit Industriële Ingenieurswetenschappen | Agoralaan Gebouw H - Gebouw B | BE 3590 Diepenbeek

Universiteit Hasselt | Campus Diepenbeek | Agoralaan Gebouw D | BE 3590 Diepenbeek
Universiteit Hasselt | Campus Hasselt | Martelarenlaan 42 | BE 3500 Hasselt



2024
2025

Faculteit Industriële Ingenieurswetenschappen

master in de industriële wetenschappen: energie

Masterthesis

EMI Effects of Reduced DC-Link Capacitance in On-Board Chargers

Danilo Carta

Saravpreet Singh

Scriptie ingediend tot het behalen van de graad van master in de industriële wetenschappen: energie

PROMOTOR :

Prof. dr. ir. Wilmar MARTINEZ

COPROMOTOR :

ing. Tim GEBOERS

De heer Wout VANDERWEGEN



KU LEUVEN

Foreword

This master's thesis came about from a deep interest in electric vehicles (EVs). A first introduction to power electronics and charging infrastructures took place during a project on EV in the bridge year. This interest led to the search for a research institution active in the field of power electronics, with a specific focus on applications within electric mobility.

Via Hasselt University and KU Leuven, contact had already been made several times with the research facilities at EnergyVille in Genk. Through this previous acquaintance, there was already a certain familiarity with the research domain, which made the choice to carry out the master's thesis within this institution particularly attractive.

EnergyVille is a partnership between research institutions such as KU Leuven, VITO, Imec and UHasselt and focuses, among other things, on the development of innovative EV charging infrastructures. Within this context, research is conducted on on-board chargers (OBC), which play a crucial role in energy storage and conversion within EVs. Thanks to the involvement of Professor Wilmar Martinez, who proposed the project and is also active within this institution, the opportunity was provided to contribute to this research.

Thanks are expressed to supervisor Prof. dr. ir. Wilmar Martinez and co-supervisors ing. Tim Geboers and ing. Wout Vanderwegen for their continuous guidance, support and motivation throughout this project. Appreciation also goes to the researchers at EnergyVille for their assistance and valuable advice. A special thanks to the Power Electronics Group for the opportunity to conduct this master's thesis in their state-of-the-art laboratory facilities.

Lastly, we would like to thank our friends and family for their continued support throughout this journey.

Danilo Carta & Saravpreet Singh

Contents

Foreword	1
List of Tables	7
List of Figures	11
Glossary	13
Abstract	15
Abstract in Dutch	17
1 Introduction	19
1.1 Context	19
1.2 Problem Statement	20
1.3 Objectives	21
1.4 Methods	22
1.5 Future Outlook	23
1.6 Acknowledgment	23
2 Literature Review	25
2.1 Introduction	25
2.2 OBC	25
2.2.1 AC-DC Conversion	26
2.2.2 DC-DC Conversion	27
2.3 DC-link Capacitor	28
2.3.1 Characteristics of a Capacitor	29
2.3.2 Non-ideal Properties of Capacitors	30
2.3.3 Key Capacitor Specifications	33
2.3.4 Types of Capacitors	35
2.4 EMI and EMC	41
2.4.1 Electromagnetic Interference	41
2.4.2 Electromagnetic Compatibility	42
2.4.3 Importance of EMC Testing	42
2.4.4 Pre-compliance Tests	42
2.5 Capacitor Variation Effects on EMI	43
2.6 Implementation of the CISPR 25 Standard	43

2.7	Conclusion	44
2.7.1	Capacitor Selection Criteria	44
2.7.2	EMI and EMC	45
3	Experimental Details	47
3.1	Introduction	47
3.2	Basic EMC Test Setup	47
3.2.1	Conducted Emission Test Setup	48
3.2.2	The Influence of Test Location on Conducted Emissions Measurements . .	48
3.2.3	Radiated emission test setup	49
3.3	Material and Equipment for EMC Test Set-ups	50
3.3.1	LISN (Line Impedance Stabilization Network)	50
3.3.2	Spectrum Analyzer	51
3.3.3	Antenna	52
3.3.4	RF Cables	54
3.3.5	Near Field Tools for Debugging	54
3.4	Laboratory Evaluations Prior to Pre-Compliance Testing	55
3.4.1	First Preliminary Test	56
3.4.2	Second Preliminary Test	57
3.4.3	Third Preliminary Test	62
3.5	Conducted Emission Test Setup in Laboratory	64
3.5.1	Conducted Emission Test with 100% DC-Link Capacitance (1410 μ F) . . .	66
3.5.2	Conducted Emission Test with 70% DC-Link Capacitance (990 μ F)	66
3.5.3	Conducted Emission Test with 49% DC-Link Capacitance (690 μ F)	67
3.5.4	Conducted Emission Test with 28% DC-Link Capacitance (390 μ F)	67
3.5.5	Conducted Emission Test with Hybrid DC-Link Capacitance	68
3.5.6	Conducted Emission Test with Film DC-Link Capacitance (50 μ F)	69
3.6	Radiated Emission Measurements in Laboratory	70
3.7	Complementary Simulations for Validating Experimental Results on DC-Link Ca- pacitor Variations	70
4	Results	73
4.1	DC-link Capacitance Reduction: Voltage and Current Behaviour	73
4.1.1	Influence of DC-link Capacitance Reduction on the Input Voltage	73
4.1.2	Influence of DC-link Capacitance Reduction on the Input Current	74
4.1.3	Influence of DC-link Capacitance Reduction on the Output Voltage	75
4.1.4	Influence of DC-link Capacitance Reduction on the Output Current	76
4.2	Impact of DC-link Capacitance Reduction on Thermal Behaviour	78
4.3	Influence of DC-link Capacitance Reduction on Conducted EMI	80
4.4	Simulation Results	83
4.5	Comparison of Simulation and Experimental Results	85
5	Conclusion	87
	References	92
A	Attachments 1	93

B Attachments 2	99
C Attachments 3	103

List of Tables

2.1	Failure modes, critical mechanisms, and stressors for different capacitor types. V_C : capacitor voltage stress, i_C : capacitor ripple current stress, i_{LC} : leakage current, T_a : ambient temperature.[1] [2]	35
2.2	Classification of ceramic capacitors and corresponding materials.[3]	38
2.3	Capacitor types, variants, capacitance ranges, and voltage ratings.[4]	45
2.4	Selected capacitor types with capacitance and voltage ranges.[4]	45
4.1	Experimental ripple values of output voltage and current for different DC-link capacitances	85
4.2	Simulated ripple values of output voltage and current for different DC-link capacitances	85
5.1	Total capacitor volume for different DC-link configurations and relative reduction compared to the 1410 μF reference design	88

List of Figures

1.1	Schematic illustration of conducted EMI set up	20
2.1	OBC front view	26
2.2	OBC back view	26
2.3	OBC conversion stages	26
2.4	PFC schematic diagram	27
2.5	CLLLC schematic diagram.	28
2.6	AC-DC-DC power converter with DC link	28
2.7	The parallel plate capacitance model	29
2.8	Equivalent circuit of a real capacitor	30
2.9	Detailed model of capacitor	31
2.10	Leakage resistance of capacitor	32
2.11	Dielectric absorption and dielectric loss of capacitor	32
2.12	Contruction of the Aluminium electrolyte capacitor	36
2.13	Illustration of the distinction between metal film and foil electrode styles in film capacitors	37
2.14	Simplified MLCC production process	38
2.15	Construction of mica capacitor	39
2.16	Construction of tantalum capacitor	40
2.17	Schematic illustration of an electric double-layer capacitor	40
3.1	Basic EMC test setup	47
3.2	Conducted emission test setup	48
3.3	Radiated emission test setup	49
3.4	LISN	51
3.5	Spectrum analyzer Rigol	52
3.6	Loop antenna	53
3.7	Biconical antenna	53
3.8	RF cable	54
3.9	Near field probes	54
3.10	Manufactured PCB prototype prior to through-hole component assembly	55
3.11	Front view of the completed PCB prototype	55
3.12	Rear view of the completed PCB prototype	56
3.13	Top view of the completed PCB prototype	56
3.14	Control software diagram: open loop test	57
3.15	First preliminary test setup	57
3.16	Control software diagram: closed current loop test	58

3.17	Second preliminary test setup	58
3.18	Code composer interface showing no values from current sensor IL1	59
3.19	Isolator component on the bottom side of the PCB, identified as the source of the PWM signal transmission failure	59
3.20	Short-circuit defect between adjacent pads of the GaN FET caused by excessive solder during assembly	59
3.21	Current and voltage response at initial AC current reference of 0.03	60
3.22	Current and voltage response after increasing AC current reference to 0.035	60
3.23	Current and voltage response after increasing AC current reference to 0.04	60
3.24	Current and voltage response at maximum AC current reference of 0.045	61
3.25	Output voltage response at intermediate input voltage level of 50V	61
3.26	Output voltage response after increasing input voltage level to 80V	61
3.27	Output voltage response after increasing input voltage level to 100V	62
3.28	Control software diagram: closed current loop AC test	62
3.29	Output voltage response for AC current reference set to 0.03	63
3.30	Output voltage response for AC current reference increased to 0.045	63
3.31	Output voltage response for AC current reference increased to 0.065	63
3.32	Layout of the conducted emission test setup	64
3.33	DC-link capacitance of 1410 μF	66
3.34	DC-link capacitance of 990 μF	67
3.35	DC-link capacitance of 690 μF	67
3.36	DC-link capacitance of 390 μF	68
3.37	Hybrid DC-link capacitance (top view)	69
3.38	Hybrid DC-link capacitance (front view)	69
3.39	Film DC-link capacitance (top view)	69
3.40	Film DC-link capacitance (front view)	69
3.41	Simulation setup for analyzing DC-link capacitor variations in the OBC	71
4.1	Measured input voltage waveforms for different DC-link capacitance values	74
4.2	Measured input current waveforms for different DC-link capacitance values	74
4.3	Zoomed view of the input current around the zero-crossing, highlighting the high-frequency disturbances	75
4.4	Measured output voltage waveforms for different DC-link capacitance values	76
4.5	Zoomed view of the output voltage	76
4.6	Measured output current waveforms for different DC-link capacitance values	77
4.7	Zoomed view of the output current around the zero-crossing, highlighting high-frequency oscillations for different capacitance values	78
4.8	Detailed view of transient current spikes during zero-crossings for different DC-link capacitance values	78
4.9	Thermal measurement of the OBC at 1410 μF DC-link capacitance	79
4.10	Thermal measurement of the OBC at 390 μF DC-link capacitance, showing increased temperature in the coupled inductor	80
4.11	Conducted EMI measurements for different DC-link capacitance values, including the reference measurement without OBC	81

4.12	Zoomed view of the EMI spectrum around the switching frequency and its harmonics. Vertical markers indicate integer multiples of the switching frequency (120 kHz)	82
4.13	Conducted EMI measurements at 120 kHz switching frequency	82
4.14	Comparison of second-order harmonics for different DC-link capacitances	83
4.15	Simulated output voltage for different DC-link capacitors	84
4.16	Simulated output current for different DC-link capacitors	84
A.1	1410 μ F Output Voltage vs Time	93
A.2	990 μ F Output Voltage vs Time	93
A.3	690 μ F Output Voltage vs Time	94
A.4	390 μ F Output Voltage vs Time	94
A.5	470 μ F + Film 50 μ F Output Voltage vs Time	94
A.6	Film 50 μ F Output Voltage vs Time	95
A.7	1410 μ F Output Current vs Time	95
A.8	990 μ F Output Current vs Time	95
A.9	690 μ F Output Current vs Time	96
A.10	390 μ F Output Current vs Time	96
A.11	470 μ F + Film 50 μ F Output Current vs Time	96
A.12	Film 50 μ F Output Current vs Time	97
B.1	EMI measurement of 1410 μ F capacitance	99
B.2	EMI measurement of 990 μ F capacitance	100
B.3	EMI measurement of 690 μ F capacitance	100
B.4	EMI measurement of 390 μ F capacitance	101
B.5	EMI measurement of hybrid capacitance	101
B.6	EMI measurement of 50 μ F film capacitance	102

Glossary

Abbreviation	Meaning
EMC	Electromagnetic Compatibility
EMI	Electromagnetic Interference
EV	Electric Vehicle
OBC	On-board Charger
PCB	Printed Circuit Board
LISN	Line Impedance Stabilization Network
AC	Alternating Current
DC	Direct Current
WP	Work Package
PFC	Power Factor Correction
BMS	Battery Management System
FM	Frequentie Modulation
PSM	Phase Shift Modulation
GaN	Galium Nitride
SiC	Silicon Carbide
ZVS	Zero Volt Switching
ZCS	Zero Current Switching
ESR	Equivalent Series Resistance
ERL	Equivalent Series Inductance
RF	Radio Frequency
CM	Common Mode
DM	Differential Mode
EUT	Equipment Under Test
DUT	Device Under Test
ESD	Electrostatic Discharge
VSA	Vector Spectrum Analyzer
SA	Spectrum Analyzer
RSA	Real-time Spectrum Analyzer
AL-caps	Aluminum Electrolytic Capacitors
MPPF-caps	Metallized Polypropylene Film Capacitors
MLC-caps	Multi-Layer Ceramic Capacitors
MPP	Metallized Polypropylene
PET	Polyethylene Terephthalate
PP	Polypropylene
SMD	Surface-Mount Device
EDL-caps	Electric Double-Layer Capacitors

Abstract

The rapid electrification of transportation has intensified the demand for compact and efficient OBCs in EVs. A critical component in these systems is the DC-link capacitor, which ensures voltage stability but also accounts for a substantial share of the converter's overall volume. Reducing its size could significantly enhance system compactness, yet it risks increasing electromagnetic interference (EMI) and degrading efficiency. This master thesis investigates capacitance reductions from 100% down to 20% of the nominal value (1410 μF to 390 μF) in order to determine the minimum capacitance required to maintain compliance with CISPR-25 EMI limits while sustaining acceptable voltage ripple and thermal performance.

A prototype, based on the current OBC from the PowerDrive project, was made for testing. The DC-link capacitor in this OBC was replaced to achieve controlled variations in capacitance down to 20% of the nominal value. Measurements were conducted in accordance with the CISPR-25 EMI standard. Both conducted EMI and electrical parameters were assessed.

Results show that, due to background noise, the effects could not be clearly distinguished in the EMI measurements. The conclusions were therefore primarily based on the analysis of the output current and voltage, where some configurations exhibited pronounced ripple and noise. A reduction to 51% of the nominal capacitance was found to be feasible, achieving a 46% reduction in component volume.

Abstract in Dutch

De snelle elektrificatie van transport verhoogt de vraag naar compacte, efficiënte on-board chargers (OBC's) in EV's. Een cruciaal onderdeel is de DC-linkcondensator, die spanningsstabiliteit waarborgt maar ook een aanzienlijk deel van het omvormervolume inneemt. Het verkleinen ervan verbetert de compactheid, maar kan leiden tot meer elektromagnetische interferentie (EMI) en lagere efficiëntie. Deze master thesis onderzoekt hoe de capaciteit kan worden verminderd van 100% tot 20% van de nominale waarde (1410 μF tot 390 μF) om te bepalen wat minimaal vereist is om te voldoen aan de CISPR-25 EMI-limieten en tegelijk spanningsrimpel en thermisch gedrag te behouden.

Een prototype, gebaseerd op de OBC uit het PowerDrive-project, werd aangepast met variaties in capaciteit tot 20%. Metingen zijn uitgevoerd volgens de CISPR-25-norm. Zowel geleide EMI als elektrische parameters werden beoordeeld.

De resultaten tonen dat effecten door achtergrondruis in EMI-metingen niet eenduidig konden worden vastgesteld, waardoor conclusies vooral zijn gebaseerd op analyse van uitgangsstroom en -spanning. Sommige configuraties vertoonden duidelijke rimpel en ruis. Een reductie tot 51% van de nominale capaciteit bleek haalbaar, resulterend in een volumevermindering van 46%.

Chapter 1

Introduction

The accelerated electrification of road transport, combined with the global energy transition, has resulted in a substantial increase in the demand for efficient, compact, and reliable power electronic systems. In EVs, the OBC plays a critical role in converting alternating current (AC) from the electrical grid into direct current (DC) suitable for charging the high-voltage traction battery pack. To meet stringent requirements regarding performance, weight, cost efficiency, and EMC, increasingly demanding design specifications are imposed on the power electronics of the OBC.

The DC-link capacitor is a vital element in the power conversion process, serving as an energy storage buffer and a voltage stabiliser between the AC–DC and DC–DC conversion stages. A substantial DC-link capacitance can significantly diminish voltage ripple, but nevertheless, a decrease in capacitance may also provide disadvantages. A reduction can specifically modify the EMI characteristics, therefore affecting the EMC performance of the OBC and its adherence to international standards.

This chapter situates the research within a broader context and underscores the importance of a thorough analysis of the relationship between DC-link capacitance reduction and EMI behaviour in OBC systems. The limitations of existing design guidelines and experimental setups are examined, followed by an outline of the underlying problem and the motivation for developing a dedicated measurement setup. The specific research objectives and the methodological approach adopted in this project are then presented. The chapter concludes with a structured overview of the thesis, summarizing the content and contribution of each chapter.

1.1 Context

The global energy transition is critical for mitigating climate change. The electrification of road transport is one of the most widely adopted strategies to reduce CO₂ emissions. In this context, research institutions worldwide, including EnergyVille in Genk (Belgium), are developing innovative topologies for high-efficiency power electronics. A dedicated research team focuses specifically on power electronics and optimizing the power conversion stages.

The OBC serves as the essential interface between the electrical grid and the high-voltage traction battery pack of an electric vehicle. A key component in this system is the DC-link capacitor, which functions as an energy storage buffer and voltage stabilizer between the AC–DC and

DC–DC conversion stages. While a large DC-link capacitance can effectively reduce voltage ripple, it also entails drawbacks such as increased cost, larger physical dimensions, additional weight, and constraints on power density. Reducing the DC-link capacitance can mitigate these disadvantages but also impacts the EMI behavior and, consequently, the EMC performance of the system [5].

This master’s thesis investigates the effects of reduced DC-link capacitance on the EMI behavior of an OBC. The research covers both the design and implementation phases of a measurement setup, as well as the experimental characterization of EMI emissions in various configurations. The measured results are compared against relevant standards and guidelines for EMC compliance[6].

OBCs are typically evaluated using standardized LISN methods in combination with spectrum analyzers. In this work, a customized test setup is employed, optimized to detect EMI variations resulting from changes in DC-link capacitance. Figure 1.1 presents the proposed measurement configuration, in which OBC is monitored [7].




Figure 1.1: Schematic illustration of conducted EMI set up
[8]

1.2 Problem Statement

The PowerDrive project employs a single-stage OBC incorporating a DC-link capacitor bank with a total capacitance of $3 \times 470 \mu\text{F}$ [8]. While the operation of this system has proven effective under nominal conditions, the potential consequences of reducing the DC-link capacitance remain insufficiently explored [9], particularly with respect to its influence on other critical components of the system.

A reduction in DC-link capacitance has the potential to affect both power transfer stability and overall charger efficiency. Furthermore, the impact on EMI must be considered, as elevated EMI levels can induce disturbances in adjacent electrical subsystems [10][11]. At the same time, reducing the capacitance may yield tangible benefits, including lower weight, reduced physical volume, and cost savings [12][13]. The extent to which these benefits offset potential drawbacks in efficiency, stability, and safety, especially when the capacitance is reduced to 90% of its original value or lower, remains an open research question. Of particular concern is the effect on the transformer and associated power conversion circuitry, for which systematic studies are currently lacking.

The type of DC-link capacitor selected also plays a decisive role. Capacitor technologies differ in their electrical, thermal, and mechanical characteristics, each offering specific advantages and limitations [14][1]. The selection of an appropriate capacitor type directly influences both the

performance and the EMC compliance of the OBC. Consequently, a comparative analysis of different capacitor types, considering both electrical performance and EMI behavior, is essential.

Despite the relevance of this topic, several technical challenges and research gaps persist. First, accurately quantifying EMI variations resulting from capacitance reduction is non-trivial, as EMI behavior is influenced by multiple interdependent factors, including switching device characteristics, converter topology, and control strategy. Second, limited experimental data is available on capacitance reductions beyond marginal percentages, particularly for reductions approaching or exceeding 10%. Third, existing EMI measurement setups for OBCs are typically optimized for compliance testing rather than for detailed parametric analysis, leading to potential underestimation of subtle but critical EMI shifts. Finally, no data currently exists on design guidelines for capacitance optimization that balance EMC compliance, system efficiency thermal stability.

The present work addresses these gaps through a systematic experimental investigation. By combining controlled capacitance variation with detailed EMI spectrum analysis, the study seeks to establish a quantitative link between DC-link capacitance and OBC performance. The overarching goal is to determine an optimal trade-off between capacitance, EMI compatibility, cost, and overall system performance within the OBC architecture.

1.3 Objectives

The primary objective of this master's thesis is to investigate the effects of reducing the DC-link capacitance in an OBC on both system performance and EMI behavior. The study aims to identify the relationship between capacitance reduction, EMC compliance, and the operational efficiency of the OBC, while also evaluating the influence of different capacitor technologies. The ultimate goal is to provide a set of design guidelines that enable an optimal trade-off between capacitance, power density, and EMI performance in automotive OBC systems.

In order to achieve these research objectives, several specific goals must be accomplished. First, an operational OBC prototype based on a known reference design must be modified to allow for controlled variation of DC-link capacitance. This includes the capability to configure the capacitance in defined reduction steps, down to 30% of its nominal value and lower, while maintaining the safe and stable operation of the system.

Second, a test setup must be developed following relevant EMC standards to enable accurate measurement of EMI emissions under varying capacitance conditions. This setup must be capable of capturing conducted and radiated emissions across a broad frequency range and must allow for precise correlation between capacitance values and EMI characteristics.

In addition, different types of capacitors, such as electrolytic, film, and hybrid capacitors, must be integrated and tested within the OBC. The evaluation will consider electrical performance, thermal stability, and EMI behavior for each capacitor type, enabling a direct comparison of their suitability for reduced-capacitance operation.

Furthermore, the test methodology must ensure repeatable and statistically significant results. This requires controlled environmental conditions, stable input supply parameters, and the use of calibrated EMC measurement equipment. Measurement uncertainty must be minimized to guarantee the validity of the experimental findings.

Finally, the collected data will be analyzed to determine the trade-offs between reduced capacitance, EMI performance, efficiency, and thermal behavior. The findings will be synthesized into a set of engineering recommendations aimed at guiding future OBC designs toward higher power density and improved EMI/EMC compliance without compromising safety or functionality.

1.4 Methods

The methodology of this master’s thesis outlines the structured approach adopted to investigate the impact of DC-link capacitance reduction in an OBC. The research is divided into five work packages (WPs), each comprising specific tasks and defined milestones to ensure systematic progress toward the project objectives.

WP1: Literature Review

The initial phase involves conducting a comprehensive literature review on DC-link capacitors, OBC architectures, and EMI/EMC phenomena. This review establishes the theoretical foundation for the study and identifies suitable experimental measurement techniques for EMI/EMC characterization. The analysis includes an evaluation of existing OBC topologies, the electrical and thermal properties of different capacitor technologies, and a comparison of EMI/EMC measurement methodologies. Based on these findings, the most appropriate measurement approach is selected, and the required instrumentation is procured.

Milestone WP1:

Completion of a consolidated literature review that defines the theoretical framework and justifies the chosen measurement methodology.

WP2: Prototype Development and Fabrication

In this phase, a commercially available OBC prototype was acquired and subsequently modified to allow controlled variation of the DC-link capacitance. The prototype was adapted by replacing and combining different capacitor types, thereby enabling comparative testing.

Milestone WP2:

Delivery of a fully operational OBC prototype, capable of hosting interchangeable DC-link capacitors, ready for experimental evaluation.

WP3: Experimental Testing and Measurements

The third phase comprises the design and setup of a measurement platform for EMI/EMC characterization. Tests are performed with varying capacitance values and capacitor types to record the effects on EMI behavior, efficiency, and stability. Additionally, the influence of capacitance variation on other key system components is assessed.

Milestone WP3:

Complete dataset documenting the effects of DC-link capacitance variation on EMI/EMC characteristics and overall system performance.

WP4: Data Analysis and Comparative Evaluation

In this stage, the collected experimental data are analyzed to quantify the impact of capacitance reduction on OBC performance, focusing on efficiency, operational stability, and EMI/EMC compliance. A comparative assessment is performed to evaluate trade-offs between system compatibility, cost, performance, and volumetric constraints.

Milestone WP4:

Comprehensive analysis report including conclusions and recommendations for the optimal DC-link capacitor configuration.

1.5 Future Outlook

The subsequent chapters of this master thesis is structured to progressively address the theoretical background, methodological framework, experimental implementation, and analytical evaluation of the influence of DC-link capacitance reduction on the EMI performance of an OBC system.

Chapter 2 establishes the theoretical foundation by presenting a comprehensive literature review on capacitor technologies, including their internal structure, electrical properties, and classification. Particular emphasis is placed on the relationship between capacitor characteristics and EMI/EMC performance in power electronic converters. Furthermore, the underlying principles of EMI and EMC are discussed in detail, along with an overview of the specific EMI compliance standard adopted for this study.

Chapter 3 describes the methodological framework, including the selected EMI measurement standard and the corresponding test configuration. The physical arrangement, measurement distances, environmental conditions, and required instrumentation are specified. In addition, the design of the measurement setup is presented, covering the OBC prototype with interchangeable DC-link capacitors, the integration of instrumentation, and the data acquisition system. The applied test procedures, operating parameters, and measurement protocols are explained to ensure repeatability, accuracy, and compliance with the standard. Finally, initial measurement data are reported.

Chapter 4 presents an in depth analysis of the experimental results, focusing on the effect of varying DC-link capacitance levels and capacitor types on EMI/EMC performance. The findings are evaluated in terms of compliance with regulatory limits, as well as their impact on efficiency, stability, and overall system performance.

Finally, Chapter 5 concludes the thesis by summarizing the principal outcomes, highlighting the engineering implications for OBC design, identifying the limitations of the present study, and proposing recommendations for future research on high-efficiency, EMI-compliant power electronics in electric vehicle applications.

1.6 Acknowledgment

This thesis was prepared with the assistance of a Large Language Model [15]. The authors retain full responsibility for the final content as presented.

Chapter 2

Literature Review

2.1 Introduction

For a deep understanding of the chosen research topic, a detailed analysis of OBCs and associated EMI and EMC is essential. A fundamental understanding of the operation and technical characteristics of an OBC forms the foundation of the study, as do the standards and methodologies used in EMI/EMC measurements.

In addition, this literature review focuses on the selection of the DC-link capacitor used, analysing the impact of different capacitor types on the EMI/EMC performance of the OBC. By systematically investigating these aspects, a theoretical framework is formed to guide further experimental analyses within this study.

2.2 OBC

The OBC is a critical subsystem in EVs and plug-in hybrid electric vehicles (PHEVs), serving as the primary interface between the electrical grid and the high-voltage traction battery. Its principal function is to convert AC from the grid into DC suitable for charging the battery. Integration of the OBC into the vehicle architecture enables charging from a wide range of sources, ranging from standard household outlets to public and private charging facilities, without the need for additional external equipment.

The OBC architecture typically consists of two consecutive power conversion stages. The first stage is the AC–DC conversion, implemented through a Power Factor Correction (PFC) circuit, which rectifies the incoming AC voltage into a regulated DC voltage while meeting the requirements for current harmonics and power factor. The second stage is a DC–DC converter that adapts this DC voltage to the optimal charging voltage and current profile as required by the Battery Management System (BMS). A DC-link capacitor is placed between these stages to attenuate voltage ripple arising from the rectification process. This energy storage element ensures a constant, low-ripple DC-link voltage, which is essential for the efficiency, reliability, and EMC of the subsequent DC–DC stage.

In this study, the PMP22650 reference design [8] is employed as the foundation for the OBC implementation. This design is a bidirectional, high-efficiency, 7.4-kW on-board charger, consisting of a

two-phase totem-pole PFC for AC–DC conversion and a full-bridge Capacitor–Inductor–Inductor–Inductor–Capacitor (CLLLC) resonant converter for DC–DC conversion with active synchronous rectification. These functional stages are illustrated in Figure 2.3. The CLLLC topology employs a combination of frequency modulation (FM) and phase-shift modulation (PSM) to achieve effective output regulation over a wide voltage range. Control of both the PFC and DC–DC stages is provided by a single TMS320F280039C microcontroller, as also indicated in Figure 2.3, with optional support for implementation on the TMS320F28P65x platform. The system’s high power density is achieved through the use of high-speed gallium nitride (GaN) devices (LMG3522-Q1), resulting in a peak system efficiency of 96.5% and an open-frame power density of 3.8 kW/L [8].




Figure 2.1: OBC front view
[8]




Figure 2.2: OBC back view
[8]




Figure 2.3: OBC conversion stages
[8]

2.2.1 AC-DC Conversion

All EVs require an OBC to function as the interface between the electrical grid and the high-voltage traction battery pack within the vehicle. The implementation of a PFC stage is mandatory for direct grid connection to perform AC–DC conversion and to optimize the real power delivered to the subsequent DC–DC conversion stage [8].

Traditional PFC converters utilize a passive diode bridge for rectification, referred to as passive PFC. This methodology presents benefits including a straightforward structure, elevated reliability, slow control loop dynamics, and minimal implementation expenses. However, the drawbacks are substantial: the passive components are bulky, exhibit a low power factor, and cause significant conduction and switching losses, necessitating large heat sinks and resulting in considerable heat dissipation. Consequently, the power range of conventional bridged passive PFCs is often restricted to a few hundred watts, rendering them unsuitable for EV applications where stringent requirements exist regarding size, weight, and thermal management [8].

To address these limitations, development has shifted toward bridgeless PFC architectures, in which the traditional diode bridge is eliminated. Conventional OBCs based on silicon power devices are further constrained by relatively low efficiency, limited power density, and considerable weight. The adoption of wide-bandgap semiconductor technologies such as silicon carbide (SiC) MOSFETs and GaN FETs provides significant performance advantages, including high switching speed, low reverse recovery charge, and low on-resistance ($R_{DS(on)}$), thereby enabling substantial improvements in OBC efficiency, power density, and thermal performance [8].

In this work, a bidirectional bridgeless totem-pole interleaved PFC converter is employed, as illustrated in Figure 2.4. The proposed topology comprises two SiC MOSFETs and four GaN FETs arranged in two interleaved boost phases, denoted (G1 and G2) and (G3 and G4), operating with a 180° phase shift. In each boost phase, the high-side and low-side switches are driven complementarily with an appropriate deadband. The conventional line rectification diodes are replaced with two SiC MOSFETs (G5 and G6), enabling synchronous rectification. Compared with conventional PFC topologies, the proposed architecture offers several advantages, including high efficiency, reduced common-mode noise, lower AC current ripple, reduced reverse recovery current, fewer components, simplified control, and a straightforward gate drive design. The absence of reverse recovery charge in GaN FETs and their low turn-on resistance further enhance performance, resulting in a cost-effective and efficient solution for bidirectional OBC applications[16].




Figure 2.4: PFC schematic diagram
[8]

2.2.2 DC-DC Conversion

The DC–DC conversion stage constitutes the second phase in the power conversion process of the OBC and is implemented using a bidirectional resonant topology. In this work, a full-bridge CLLC resonant converter is employed in conjunction with a high-frequency isolated transformer. The resonant tank adopts a symmetrical configuration consisting of a series-connected inductor–capacitor pair on both the primary and secondary sides of the transformer. This con-

figuration enables zero-voltage switching (ZVS) and zero-current switching (ZCS) across a wide operating range, thereby significantly reducing switching losses and thermal stress. As a result, high conversion efficiency is achieved, and bidirectional power transfer is facilitated, which is critical for advanced functionalities such as Vehicle-to-Grid (V2G) and Vehicle-to-Home (V2H) [8].

Resonant dual active bridge (DAB) converters, such as the CLLLC implementation applied in this work, are particularly well-suited for applications requiring high power, high efficiency, and high power density. The symmetric structure of the CLLLC resonant tank enables bidirectional operation while allowing precise control over both voltage gain and switching frequency. This provides a significant advantage over conventional LLC resonant converters, which, in reverse power flow mode, exhibit switching frequency characteristics dominated by transformer winding capacitance and leakage inductance, offering little to no control over gain or frequency. The CLLLC topology addresses these limitations by introducing an additional degree of freedom in controlling both parameters, making it particularly attractive for bidirectional OBC systems. In the PMP22650 reference design [8] adopted for this study, the CLLLC topology is implemented as illustrated in Figure 2.5 [8].




Figure 2.5: CLLLC schematic diagram.
[8]

2.3 DC-link Capacitor

DC-link capacitors are extensively employed in power electronic converters to compensate for the instantaneous power discrepancy between the input and output, and to minimise voltage fluctuations in the DC link. In specific applications, they also serve as temporary energy storage to provide sufficient energy during the so-called hold-up time. Figure 2.6 illustrates the characteristic configurations of power electronic conversion systems incorporating DC-link capacitors. These configurations are utilised in a wide range of systems, including wind turbines, photovoltaic installations, electric motor drives, OBCs of electric vehicles, and lighting systems [4][1] [2].




Figure 2.6: AC-DC-DC power converter with DC link
[1]

Following the AC-DC conversion in the OBC of an electric vehicle, the resulting output voltage is not entirely constant. The DC-link capacitor plays a crucial role in ensuring stable and efficient system operation. This capacitor acts as an energy storage buffer that effectively compensates

for voltage fluctuations arising from the rectification process. Consequently, a consistent and stable input voltage is ensured for the subsequent DC-DC conversion stage [4].

The DC-link capacitor is, therefore, an essential component for stabilising the system voltage and optimising the overall performance of electric vehicles. Continuous technological advancements in capacitor design, material properties, and thermal management contribute to improvements in charging applications, while enhancing the reliability and efficiency of power electronic systems in the EV sector [4].

2.3.1 Characteristics of a Capacitor

Capacitors are essential electronic components that store electrical energy in the form of an electric field. This form of energy exhibits an analogy to the storage of mechanical energy in a spring, where the energy is stored by material deformation. The parallel plate capacitor model is commonly used to describe capacitor structures. This model consists of two parallel-positioned conducting plates separated by a dielectric material, as can be seen in Figure 2.7. This insulating medium can consist of ceramics, polymers, metal dioxides, air or in specific applications, even a vacuum [4].




Figure 2.7: The parallel plate capacitance model
[4]

The capacitance of such a capacitor can be approximated by a mathematical expression, as shown in Figure 2.7, under the assumption that the distance between the plates is negligibly small relative to their surface area. Here the capacitance C is defined as the amount of charge displaced per unit of potential difference, expressed in coulomb per volt (Farad). The corresponding formula can also be seen in Figure 2.7 where[4]:

- d = represents the distance between the plates (or the thickness of the dielectric material);
- ϵ_0 = concerns the permittivity of the vacuum, a fundamental physical constant;
- ϵ_r = represents the relative dielectric constant of the insulation material used;
- A = represents the surface area of the plates;

Although the classical model assumes flat plates, the electrodes of a capacitor can also adopt other geometries, such as coiled, folded, creased, stacked or segmented structures. Such configurations, while complicating analytical description, greatly increase design freedom. By applying alternative geometries, higher capacitance can be achieved, including by increasing the effective

area, reducing the plate spacing or selecting a dielectric with higher relative permittivity. The value of ϵ_0 is an invariable constant of nature, while ϵ_r is a material parameter that describes the ability of a dielectric to polarize in the presence of an external electric field. This polarization can be attributed to several underlying mechanisms, depending on the nature of the material used and the frequency of the applied field [4].

2.3.2 Non-ideal Properties of Capacitors

In the interest of simplicity, a capacitor is usually represented in electrical schematics by the standard symbol. In practice, however, a capacitor does not consist solely of an ideal capacitance; because of its physical structure and the materials used, it also exhibits properties of a resistor and an inductance. An equivalent circuit diagram modelling these parasitic components is shown in Figure 2.8 [4]. Where:

- R_{esr} = Equivalent series resistance;
- L_{esl} = Equivalent series inductance;
- R_{leak} = Leakage resistance;
- R_{da} = The dielectric loss due to dielectric absorption and molecular polarization[2];
- C_{da} = The inherent dielectric absorption[2];
- C_{nom} = The ideal capacitor;




Figure 2.8: Equivalent circuit of a real capacitor
[17]

Equivalent Series Resistance (ESR)

The ESR, referred to as R_{esr} in the model shown in Figure 2, describes the losses that occur in the movement of charge within a capacitor. This resistance includes contributions from the electrodes, connection materials and energy loss in the dielectric material. Depending on the type and construction of the capacitor, one of these components may be dominant [4].

The ESR is important in selecting a suitable capacitor for two reasons. First, this parameter affects the AC response of the component, and second, it limits the amount of AC that can flow thermally through the capacitor. When current flows through the capacitor, losses occur according to the I^2R principle, analogous to those for an ordinary resistor. This dissipation leads to an increase in temperature, which can adversely affect the life of the component. The impact of the ESR is partly determined by the type and construction of the capacitor, as well as environmental factors such as temperature [4].

Equivalent Series Inductance (ESL)

The ESL results from the self-inductance of the connecting wires and coil structures inside the capacitor, caused by the geometry of the conducting elements. In the equivalent model, this inductance is modelled as an ideal inductor L_{esl} , which is connected in series with an ideal capacitor C_{nom} , where the latter represents the capacitor's nominal capacitance value [4].

In particular, the ESL affects the AC response of the capacitor. Due to the presence of ESR, ESL and C_{nom} , the behaviour of a real capacitor can be approximated as a serial LCR circuit. As the frequency of the applied AC voltage increases, the inductive reactance of L , ESL increases. At some point, it becomes equal to the absolute value of the capacitive reactance of C nominal. This frequency is referred to as the resonant frequency, at which the impedance of the capacitor is minimal and its behaviour approaches that of a pure resistor [4].

This behaviour is illustrated in Figure 2.9. On the left side, at low frequencies, capacitive reactance dominates, and the capacitor functions as expected. However, on the right side, at higher frequencies, the capacitor behaves mainly as an inductive reactance.




Figure 2.9: Detailed model of capacitor
[18]

Frequency response should be taken into account when selecting a capacitor so that the capacitor is not used in a frequency range where inductive reactance dominates. It is essential to ensure that the capacitor retains its primary capacitive properties within the desired operating frequency range.

Leakage Resistance

Leakage in a capacitor is modelled as a relatively large resistance connected in parallel to the ideal capacitor, as it is illustrated in Figure 2.10. This phenomenon occurs because the dielectric materials used in capacitors are not perfect insulators. As a result, a small amount of DC can flow through the capacitor when a constant voltage is applied. The extent to which leakage current is relevant when choosing a capacitor depends very much on the specific application. In applications with very low power consumption, such as micro-power systems, leakage current can be a significant problem. Similarly, in accurate analogue circuits, leakage current can act as a source of measurement errors, reducing the accuracy of the system. In the context of this project, however, the influence of leakage current is of minor importance and is not a critical factor in capacitor selection [4].




Figure 2.10: Leakage resistance of capacitor
[17]

Dielectric Absorption and Dielectric Loss

Dielectric absorption, also known as ‘soakage’, refers to the phenomenon whereby energy is stored in the dielectric material of a capacitor. This energy is then released over a longer time scale than can be explained by the rated capacitance and ESR of the device. In models of capacitors, this behaviour is often represented as a series connection of a resistor and a capacitor, in parallel with the nominal capacitance value of the device. This can be seen in the Figure 2.11. In practice, this means that a capacitor exposed to a DC potential for some time and then briefly discharged may partially ‘recharge’ itself. This may result in the capacitor delivering a higher current than expected based on the theoretical discharge curve. This phenomenon can be problematic in applications requiring accurate analogue circuits, as it can cause faults or measurement errors. Moreover, it poses a potentially serious safety risk in high-capacity systems, such as capacitors used for PFC or DC bus filtering. In such applications, dielectric absorption can cause some capacitors to recharge themselves to as much as one-fifth of the previously applied voltage, even after being discharged. This highlights the need for careful selection and application of capacitors in systems where safety and precision are essential [4].




Figure 2.11: Dielectric absorption and dielectric loss of capacitor
[17]

2.3.3 Key Capacitor Specifications

This section discusses the key specifications that played a role in selecting a suitable capacitor for our application. Although capacitors have many properties, we focus here only on the specifications that were relevant to our choice. This selection is based on the functional requirements of the circuit in which the capacitor will be used [4].

Voltage Rating

The voltage rating of a capacitor indicates the maximum voltage that can be safely applied to the device. It is important to understand the context of this rating, as in some cases it is represented as the maximum working voltage, while in others it is more like an absolute maximum specification, similar to that of semiconductors. In such situations, an appropriate derating factor should be applied to ensure safe and reliable operation [4].

Tolerance

The tolerance of a capacitor indicates the allowable deviations from the rated capacitance value, as expected under specific test conditions. These conditions typically include a defined AC test voltage and frequency. The specified tolerance values reflect both permanent deviations from the nominal value caused by production variations and any changes in capacitance due to temperature influences within the specified operating temperature range [4].

It is important to note that test conditions, such as temperature, frequency, amplitude and DC bias of the applied test voltage, can have a significant influence on the measured parameters of the capacitor. Therefore, these factors should be carefully considered when interpreting tolerance figures and selecting a suitable capacitor for a specific application [4].

Optimal Temperature Range

The (operating) temperature range of a capacitor defines the limits within which the device functions properly and is qualified for use. In addition, a storage temperature range may be specified, indicating the temperatures at which the device can be stored in an inactive state without sustaining damage or showing irreversible shifts in electrical parameters during subsequent operation within the normal temperature range [4].

However, operation at temperatures higher than the specified limits carries a significantly higher risk, as wear and failure mechanisms may be triggered by overheating. Nevertheless, such use may be considered in specific situations, for example when the lifetime of the device is of minor importance. However, operating outside the specified temperature specifications is solely the responsibility of the designer and requires careful evaluation and qualification of the device in the relevant conditions [4].

Ripple Current Rating

The ripple current rating of a capacitor specifies the maximum AC that can safely flow through the device. This limit is determined by the internal self-heating caused by ohmic losses in the electrodes and dielectric losses in the material. The degree of self-heating depends on the amperage and frequency of the alternating current, as well as the ambient temperature and heat dissipation characteristics of the capacitor [4].

To prevent damage and ensure reliable operation, it is crucial not to exceed the specified ripple current limit. This is because excessive self-heating can lead to accelerated aging, reduced performance and eventually mechanical or electrical failure. The maximum ripple current value is therefore usually specified by manufacturers under standardized test conditions, including specific frequency and temperature scenarios [4].

Lifetime

The service life of DC-link capacitors constitutes a critical design consideration in OBCs, as their aging directly affects system efficiency, stability, and EMC. During operation, these components are continuously subjected to electrical, thermal, and mechanical stresses, which collectively contribute to the gradual degradation of their performance.

Three categories of capacitors are frequently utilized in DC-link applications: aluminum electrolytic capacitors (Al-Caps), metallized polypropylene film capacitors (MPPF-Caps), and high-capacitance multi-layer ceramic capacitors (MLC-Caps). The design of the DC-link necessitates exact alignment of the features and properties of these capacitors with the specific application requirements, including various environmental, electrical, and mechanical stressors. The rationale for selecting these three capacitor types is discussed in section 2.3.4, while Table 2.1 provides an overview of the typical failure modes associated with each type[1].

For film capacitors, such as metallized polypropylene (MPP) types widely used in OBCs, degradation typically occurs due to dielectric aging, electrode corrosion, and insulation breakdown. Elevated operating temperatures, significant ripple currents, and transient overvoltages accelerate these processes. In MPP capacitors, self-healing phenomena gradually reduce the metallized surface area, leading to an increase in ESR and a decrease in effective capacitance over time.

The lifespan of a capacitor is strongly dependent on its hotspot temperature. In practice, this implies that the lifetime approximately halves for every 10 °C increase above the manufacturer's specified reference condition. Ripple currents constitute a significant additional stress factor, as they generate internal heating that adds to the ambient temperature, thereby driving the component closer to its thermal limits. High-frequency switching transients originating from the PFC and DC–DC stages further increase dielectric stress and accelerate aging [1].

For automotive OBC applications, the expected service life of the DC-link capacitor must align with the operational lifespan of the vehicle, typically 10 to 15 years or more than 5000 operating hours under standard charging conditions [1]. A reduction in total DC-link capacitance, for example, to save space, weight, or cost, inevitably increases the electrical stress on the remaining capacitors. Increased ripple currents and voltage variations can significantly shorten the operational lifespan unless compensated for through appropriate design modifications. Therefore, it is essential to evaluate the lifetime under reduced-capacitance conditions to ensure compliance with performance and reliability requirements.

Table 2.1: Failure modes, critical mechanisms, and stressors for different capacitor types. V_C : capacitor voltage stress, i_C : capacitor ripple current stress, i_{LC} : leakage current, T_a : ambient temperature.[1] [2]

Cap. type	Failure modes	Critical failure mechanisms	Critical stressors
Al-Caps	Open circuit	Self-healing dielectric breakdown	V_C, T_a, i_C
		Disconnection of terminals	Vibration
	Short circuit	Dielectric breakdown of oxide layer	V_C, T_a, i_C
	Wear out: electrical parameter drift (C , ESR, I_{LC} , R_p)	Electrolyte vaporization; Electrochemical reaction (e.g., degradation of oxide layer, anode foil capacitance drop)	T_a, i_C, V_C
MPPF-Caps	Open circuit (typical)	Self-healing dielectric breakdown	$V_C, T_a, dV_C/dt$
		Connection instability by heat contraction of a dielectric film	T_a, i_C
		Reduction in electrode area caused by oxidation of evaporated metal due to moisture absorption	Humidity
	Short circuit (with resistance)	Dielectric film breakdown; Self-healing due to overcurrent	$V_C, dV_C/dt, T_a, i_C$
	Wear out: electrical parameter drift (C , ESR, I_{LC} , R_p)	Dielectric loss; Moisture absorption by film	V_C, T_a, i_C , Humidity
MLC-Caps	Short circuit (typical)	Dielectric breakdown; Cracking / damage to capacitor body	V_C, T_a, i_C , Vibration
	Wear out: electrical parameter drift (C , ESR, I_{LC} , R_p)	Oxide vacancy migration; dielectric puncture; insulation degradation; micro-crack within ceramic	V_C, T_a, i_C , Vibration

2.3.4 Types of Capacitors

Aluminium Capacitors

Aluminum capacitors are a subclass of electrolytic capacitors, distinguished by their high capacitance values in compact form factors and relatively low manufacturing cost. Despite these advantages, they generally exhibit limited electrical performance and a comparatively short operational lifetime [4].

A conventional aluminum electrolytic capacitor comprises two sheets of high-purity aluminum foil, arranged alternately and separated by a spacer material commonly paper impregnated with an electrolytic solution, as illustrated in Figure 2.12. The aluminum foils are subjected to microscopic etching to significantly increase their effective surface area, in some cases by several hundred times compared to unetched foil [4].




Figure 2.12: Construction of the Aluminium electrolyte capacitor
[19]

When a voltage is applied to one of the foil sheets, the oxygen-containing electrolytic solution reacts with the aluminum to form a thin layer of aluminum oxide, which serves as the dielectric material. The oxygen from the electrolyte bonds to the foil surface, producing an oxide layer whose thickness is directly proportional to the applied formation voltage [4].

The unoxidized aluminum beneath the dielectric layer functions as one electrode, while the second electrode is not the opposing foil sheet, but rather the electrolytic solution itself. Due to the extremely thin dielectric layer, these capacitors achieve high capacitance values. According to the fundamental capacitance relationship, the capacitance increases with electrode surface area and is inversely proportional to the separation between electrodes. Lead wires are subsequently attached to the aluminum foils, and the assembly is wound, folded, or otherwise shaped to fit within its enclosure [4].

Film Capacitors

Film capacitors, also referred to as plastic film capacitors, film dielectric capacitors, polymer film capacitors, or power film capacitors, are electrical energy storage components that utilize an insulating plastic film as the dielectric medium. In certain variants, paper is employed as a substrate for the electrodes. These capacitors are widely implemented in various electronic and power electronic applications due to their superior electrical stability, low parasitic inductance, and cost-effectiveness. Furthermore, they exhibit a considerable tolerance to overvoltage transients [20].

Plastic film capacitors are generally classified into two primary construction types: film/foil capacitors and metallized film capacitors. In all variants, the dielectric consists of two layers of plastic sheet equipped with metallic electrodes, wound into a cylindrical configuration, provided with connection leads, and subsequently encapsulated. These capacitors are typically non-polarized, allowing their terminals to be used interchangeably [20].

In film/foil capacitors, also known as metal foil capacitors, each dielectric layer is combined with a separate thin metal foil, typically aluminum, serving as the electrode. This construction facilitates straightforward electrical connection to the electrodes and ensures a high surge-current capability [20].

Metallized film capacitors utilize plastic film coated with a vacuum-deposited aluminum layer on one or both surfaces to function as the electrodes. This arrangement may have self-healing characteristics, whereby localized dielectric breakdowns or short circuits between the electrodes may not lead to catastrophic component failure. Metallized versions also possess a high volumetric efficiency, enabling capacitance values of 100 μF or higher to be realized in compact

packages. However, a limitation of metallized construction is that the allowable peak current capacity is typically lower than that of film/foil counterparts [20]. The structural differences between film/foil capacitors and metallized film capacitors are illustrated in Figure 2.13. This highlights the distinct electrode configurations and dielectric layering approaches characteristic of each construction type.




Figure 2.13: Illustration of the distinction between metal film and foil electrode styles in film capacitors

[4]

A notable advantage of modern film capacitor internal design is the direct electrode connection at both ends of the winding. This minimizes current path lengths, effectively creating a parallel connection of multiple individual capacitance elements, thereby reducing both the ESR and ESL [20].

The electrical characteristics of plastic film capacitors are predominantly determined by the properties of the dielectric material employed. Two commonly utilized dielectric materials are as follows:

Polyethylene Terephthalate (PET) / Polyester Film: Polyester film exhibits a high dielectric constant and breakdown voltage, excellent self-healing capability, and good temperature stability with a positive temperature coefficient. These capacitors are cost-efficient, offer high volumetric efficiency, and are frequently used for general-purpose DC applications, including decoupling, blocking, bypassing, and noise suppression [21].

Polypropylene (PP) Film: Polypropylene film demonstrates superior electrical characteristics, including very low dielectric losses, high insulation resistance, low dielectric absorption, and substantial breakdown voltage. Additionally, it offers excellent moisture resistance and outstanding long-term capacitance stability, with a negative temperature coefficient. Polypropylene capacitors are extensively employed in high-frequency AC and pulse applications, DC-link circuits, switched-mode power supplies, electronic ballasts, snubber circuits, frequency discrimination and filtering circuits, energy storage, and sample-and-hold applications [21].

Ceramic Capacitors

Ceramic capacitors are electrostatic components distinguished by the use of various ceramic dielectric materials. They are non-polarized devices that exhibit a broad spectrum of quantitative and qualitative characteristics. Multiple variants are available, each offering different constructions and dielectric properties to meet diverse application requirements. Due to their versatility and relatively low manufacturing cost, ceramic capacitors currently represent the most widely used capacitor type worldwide when measured by the number of units produced [21].

In earlier designs, ceramic capacitors were fabricated as a single layer of ceramic dielectric material positioned between two electrodes. Lead wires were attached to the metallic electrodes, and the

assembly was encapsulated in an insulating material. Depending on the operating temperature, relative permittivity, stability, and aging values, the ceramic capacitor is classified into three classes, that is, Class I, Class II and Class III. The ceramic materials used for various classes of ceramics are given in Table 2.2. Ceramic capacitor classifications and their corresponding materials have been discussed extensively in prior literature [22, 23, 24]. Table 2.2 summarizes the main categories. However, in contemporary applications, MLCCs have become significantly more prevalent and widely adopted [3].

Table 2.2: Classification of ceramic capacitors and corresponding materials.[3]

Class	Definition	Materials
Class I	Ceramic capacitor with high stability and low loss	TiO ₂ with additives of Zn, Zr, Nb, Mg, Co, etc.
Class II	Ceramic capacitor with high volumetric efficiency	Al ₂ O ₃ , magnesium silicate, aluminum silicate, etc.
Class III	Higher volumetric efficiency than EIA Class II and lower temperature range (10°C – 50°C)	BaTiO ₃ , etc.

MLCCs employ alternating stacked layers of thin dielectric materials and electrodes to achieve a large effective electrode surface area within a compact volume. As illustrated in Figure 2.14, the manufacturing process begins with the extrusion of thin sheets of ceramic 'slurry', onto which the electrode material is uniformly deposited using a precision application process. These layers are subsequently stacked and pressed with high accuracy to obtain the desired number of electrode layers. The stacked assemblies are then cut to size and fired in a high-temperature furnace, which hardens the ceramic dielectric and fuses the metal particles within the electrodes. Finally, terminations are applied, and the components undergo rigorous quality control procedures. Units that meet the specified requirements are packaged and prepared for shipment [4].




Figure 2.14: Simplified MLCC production process

[4]

Mica/PTFE Capacitors

Mica capacitors constitute a category of capacitive components in which thin mica sheets are employed as the dielectric medium, positioned between conductive metal electrodes. This configuration exploits the exceptional dielectric properties of mica, resulting in highly stable performance characteristics. The operating principle is based on the storage of electrical energy

by accumulating charge on the electrodes, which are physically separated by an insulating mica layer. The characteristic construction of a mica capacitor is illustrated in Figure 2.15 [25].




Figure 2.15: Construction of mica capacitor
[26]

Mica is a naturally occurring silicate mineral, distinguished by its exceptional electrical insulating properties, high dielectric strength, and chemical inertness. These attributes make it particularly advantageous for use in high-quality capacitors. The use of thin mica layers enables the fabrication of capacitors that maintain their nominal capacitance over significant variations in temperature, frequency, and applied voltage. Furthermore, the high precision in dielectric layer formation and electrode alignment during the manufacturing process enhances the accuracy and stability of the electrical parameters [25].

Although mica capacitors share a common fundamental architecture based on a mica dielectric, variations in electrode materials, metallization techniques, and encapsulation methods result in multiple subtypes with distinct performance characteristics. These design variations facilitate targeted optimization for specific application requirements, including high-frequency circuits, precision timing networks, and environments requiring long-term stability [25].

Tantalum capacitors

Tantalum belongs to the limited group of capacitor technologies that, through advanced design methodologies and specific construction techniques, are capable of operating reliably at elevated temperatures exceeding 175 °C. Various material systems and construction approaches exist, each exhibiting distinct electrical, thermal, and mechanical characteristics, thereby enabling optimization for specific application requirements [27].

Solid tantalum capacitors are a subset of electrolytic capacitors and consist of three primary components: the anode, the dielectric, and the cathode. The anode is manufactured from ultra-pure tantalum powder, which is pressed and sintered into a porous, sponge-like structure to maximize the effective surface area. In traditional configurations, a tantalum wire is embedded within this structure to provide the positive electrical connection to the external circuit. The surface of the anode is coated with a homogeneous layer of tantalum pentoxide (Ta_2O_5), which serves as the dielectric material. In conventional solid tantalum capacitors, the cathode is composed of manganese dioxide (MnO_2), deposited onto the dielectric layer. This is subsequently followed by successive layers, typically of carbon and silver, to ensure the electrical interface between the cathode and the remaining capacitor components, as illustrated in Figure 2.16. In wet tantalum technology, the negative electrode consists of a high-surface-area tantalum cathode combined with a liquid acidic electrolyte [28].




Figure 2.16: Construction of tantalum capacitor
[29]

For high-temperature applications, the preferred solutions include solid tantalum capacitors with a manganese dioxide cathode, implemented either as molded surface-mount device (SMD) packages or in hermetically sealed ceramic enclosures, as well as wet tantalum capacitors housed in hermetically sealed metal casings with axial leads. The cathode material exerts a significant influence on the frequency characteristics of the component and, consequently, on its suitability for specific applications. Solid tantalum capacitors generally exhibit excellent high-frequency response, rendering them particularly suitable for filtering applications, whereas wet tantalum capacitors provide higher bulk DC capacitance and higher voltage ratings, making them well suited for high-energy storage and high-voltage applications [27].

Electric Double Layer Capacitors

Electric double-layer capacitors (EDLCs), also referred to as supercapacitors, represent a distinct category of energy storage devices. These components exhibit characteristics that position them between conventional capacitors and rechargeable (secondary) batteries. Whereas electrochemical cells store energy through chemical reactions, the operation of EDLCs is based on the formation of an electric double layer, as illustrated in Figure 2.17. In this process, ions adhere to the surface of electrodes with a very high specific surface area, such as activated carbon or aerogels. This mechanism enables extremely small charge separation distances, often on the order of fractions of a nanometer, resulting in exceptionally high capacitance per unit volume. In contrast to batteries, which require several hours for a complete charge and exhibit a limited number of charge–discharge cycles, EDLCs can be fully charged within seconds and demonstrate a virtually unlimited cycle life [30].




Figure 2.17: Schematic illustration of an electric double-layer capacitor
[31]

The construction and operating principles of EDLCs differ fundamentally from those of conventional capacitors due to the absence of a solid dielectric material such as ceramics, polymers,

or metal oxides. Instead, their performance relies on electrochemical, electrostatic, and charge-transfer mechanisms that occur at the electrode–electrolyte interface. Although their energy density is considerably higher compared to traditional capacitors, it remains lower than that of electrochemical cells. Similarly, their ESR is relatively high when compared to conventional capacitors but significantly lower than that of rechargeable batteries. To achieve higher nominal voltages, multiple EDLC cells are often connected in series within a single enclosure [4].

The relatively high ESR, combined with their non-linear charge–voltage characteristics, limits the suitability of EDLCs for signal processing and high-frequency circuits (above the kilohertz range). Nevertheless, they are particularly well-suited for energy storage applications on time scales relevant to practical use. Devices at the lower end of the power spectrum, with ESR values in the range of several hundred ohms, are employed in memory retention and real-time clock backup systems with microampere-level current demands. At the higher end of the spectrum, EDLCs with ESR values in the milliohm range are capable of delivering currents in the order of hundreds of amperes, making them highly suitable for applications such as regenerative braking in electric vehicles [4].

2.4 EMI and EMC

2.4.1 Electromagnetic Interference

EMI refers to unwanted disturbances caused by electromagnetic phenomena that affect the operation of electrical or electronic equipment. In practice, the source is usually another device or electrical system. When the disturbance occurs within the spectrum for radio communication, it is referred to as radio frequency (RF) interference.[32]

EMI often manifests itself as additive noise or spurious signals that interfere with the intended operation of electrical, electronic or radio frequency systems. A useful classification is based on propagation path and current/voltage distribution:

- Conducted EMI: Interference propagated via conductors (e.g. power or signal cables) through galvanic coupling with the source;
- Radiated EMI: Interference coupled via electromagnetic fields without a galvanic path; recognisable as noise on AM/FM receivers or image noise (‘snow’) on older televisions;
- Common-mode (CM) EMI: Disturbance in which currents (or voltages) flow in the same direction on multiple conductors relative to a common reference. CM mechanisms often dominate at higher frequencies due to parasitic couplings;
- Differential-mode (DM) EMI: Disturbance in which currents flow in opposite directions on a pair of conductors. DM mechanisms are often decisive at lower frequencies in balanced lines;

Representative EMI sources include:

- Power conversion and switching equipment: generators, switched power supplies, voltage regulators, relays, battery chargers and high-voltage distribution;
- High-frequency electronics: oscillators, computers, radios, radar and sonar installations;

- Systems with both high voltage and high switching frequency: for example, electric motor drives and ignition systems.

2.4.2 Electromagnetic Compatibility

EMC is the ability of equipment to function properly in its electromagnetic environment without causing unacceptable electromagnetic interference to other equipment in that same environment. In engineering practice, EMC comprises two complementary requirements:

- Immunity (susceptibility): the ability of a device to maintain its specified performance in the presence of external electromagnetic disturbances;
- Emissions: the requirement that the conducted and radiated disturbances caused by a device remain below specified limits so that nearby equipment is not affected.

These concepts form the basis for conformity testing and design methodologies that must ensure reliable system operation in shared electromagnetic environments.[32]

2.4.3 Importance of EMC Testing

The complexity of modern electronics is rapidly increasing, regardless of the application sector: consumer products, medical equipment, automotive, industrial automation, aviation or defence. As a result, interference-free coexistence of electronic and radio frequency equipment cannot be taken for granted. Only through targeted EMC measures and systematic testing can safe and reliable connectivity be guaranteed.[33]

EMC problems can originate from various sources, including:

- External influences: such as nearby radio frequency sources or electrical interference affecting the Equipment Under Test (EUT);
- Internal sources: for example, emissions from internal components or mutual interference within the system;
- Interactions with users: such as electrostatic discharge (ESD) upon contact.

2.4.4 Pre-compliance Tests

Importance of EMC Pre-Compliance Testing

EMC pre-compliance testing is a crucial phase in the development process of electronic systems. It enables designers to detect and remedy potential EMC problems at an early stage, significantly increasing the likelihood that the product will successfully pass the final compliance tests. Such early identification of sources of interference can result in considerable savings in time and costs, particularly by avoiding costly redesigns and repeated test cycles.[33]

Principles of EMC Pre-Compliance Testing

Compared to full compliance testing, pre-compliance tests are less extensive and can often be carried out internally, provided that the appropriate measuring equipment is available. These tests generally focus on two main areas:

- Emission tests: these measure how much electromagnetic energy is emitted by the device, with the aim of checking whether these emissions remain within the set limits;
- Immunity tests: these assess the extent to which the device is resistant to external electromagnetic interference, which is directly related to the robustness of the device within its intended operating environment.

Advantages of Pre-Compliance Testing

Incorporating pre-compliance testing into the development process offers several advantages:

- Cost reduction: early detection of faults prevents costly redesigns and reduces the risk of delays in market introduction;
- Risk management: the chance of failure during final compliance testing is significantly reduced, preventing reputational damage and additional costs;
- Improved product quality: the end product becomes more reliable and better able to withstand a variety of electromagnetic environments.

2.5 Capacitor Variation Effects on EMI

The DC-link capacitor is a critical element in shaping the EMI performance of switched-mode power converters, including onboard chargers. In addition to energy buffering, it provides a low-impedance return path for high-frequency CM and DM currents generated by rapid semiconductor switching. By locally shunting these currents, the capacitor mitigates voltage overshoot across the DC bus and reduces the propagation of disturbances to the mains [34], [35].

Variations in DC-link capacitance strongly influence conducted EMI. A reduction in capacitance increases the bus impedance at high frequencies, thereby elevating CM noise and pushing conducted emissions closer to regulatory limits [36]. Conversely, higher capacitance improves attenuation but incurs penalties in volume, cost, and inrush current control. ESR and ESL are equally decisive: increased ESR reduces high-frequency damping, while excessive ESL limits suppression above several hundred kilohertz [37].

In summary, EMI behavior is highly sensitive not only to capacitance magnitude but also to ESR, ESL, and geometric configuration. These variations determine whether an onboard charger maintains EMC compliance or produces excess conducted emissions.

2.6 Implementation of the CISPR 25 Standard

CISPR 25 [38], developed by the International Special Committee on Radio Interference (CISPR), defines methods and limits for measuring EMI from electronic components in vehicles. The purpose of this standard is to protect receivers integrated into the vehicle from interference in the frequency range from 150 kHz to 2 GHz caused by other electronic modules or subsystems. Although CISPR 25 was originally aimed at vehicles with combustion engines, its scope has been extended to hybrid vehicles and EVs, as well as combustion engine-powered equipment such as boats and industrial machinery.

The standard distinguishes between two main applications. The first concerns complete vehicle or system tests, in which antennas are placed on or near the vehicle to record the total electromagnetic emissions. The second concerns component or module-level measurements, performed outside the vehicle, in which the unit under test is evaluated under standardised laboratory conditions. Both approaches aim to ensure reproducible and comparable measurement results.

To achieve this reproducibility, CISPR 25 sets strict requirements for the measurement environment. For example, the background noise level must be at least 6 dB lower than the lowest emission level to be measured. This is usually achieved in RF-shielded rooms with a controlled grounding configuration and the use of standardised measurement instrumentation. An essential component here is the LISN, which both separates interference from the power source and emissions from the device under test, and guarantees a standardised impedance profile for consistent measurements.

The standard also specifies the mechanical setup, including cable lengths, positioning of the DUT, measurement distances and antenna configurations. For conducted emission measurements, the unit under test is powered via a LISN, after which the voltage levels in the relevant frequency range are analysed with a spectrum analyser. For radiated emission measurements, the standard prescribes the use of broadband antennas, such as biconical or log-periodic antennas. In addition, both the height of the measuring antenna and the orientation of the test object are usually varied in order to detect the maximum emission values.

Through the combination of standardised measurement procedures, defined setup parameters and strict requirements for the measurement environment, CISPR 25 provides a reference framework that ensures the comparability of results and supports compliance with EMC requirements in the automotive industry.[38]

2.7 Conclusion

2.7.1 Capacitor Selection Criteria

In the context of this research, various capacitor types were considered. Although a wide range of capacitors is commercially available, their voltage ratings generally fail to meet the requirements of this project. Therefore, a concise literature review of the different technologies was conducted in order to enable a well-founded selection.

Table 2.3 provides an overview of the capacitors that were thoroughly analyzed in the literature study, supplemented with other relevant types. This table presents a systematic comparison of the key properties, allowing for the evaluation of the suitability of the different capacitor technologies.

The data presented in Table 2.3 highlight significant variations in both the electrical and structural properties of the investigated capacitors. For the purposes of this study, specific minimum requirements were defined: a voltage rating of approximately 500 V and a capacitance of at least 50 μF per capacitor. In addition to these electrical criteria, economic considerations were included, since the cost of the components represents a critical factor in practical implementation. Moreover, mechanical constraints dictated that the selected capacitors must fit within the same physical volume and placement as the original components in the reference design. This

Table 2.3: Capacitor types, variants, capacitance ranges, and voltage ratings.[4]

Capacitor Type	Sub-type/Variant	Capacitance	Voltage
Aluminum	Electrolyte	$0.1\mu\text{F} - 2.2\text{F}$	$4 - 550\text{V}$
Film	Polyethylene Terephthalate	$270\text{pF} - 220\mu\text{F}$	$50\text{V} - 1\text{kV}$
	Polypropylene	$100\text{pF} - 3\text{mF}$	$10 - 250\text{V}$
	Other Types	$470\text{pF} - 22\mu\text{F}$	$16\text{V} - 1.5\text{kV}$
Ceramic	Class 1 Dielectrics	$0.1\text{pF} - 0.1\mu\text{F}$	$16\text{V} - 3\text{kV}$
	Class 2 Dielectrics	$10\text{pF} - 100\mu\text{F}$	$4\text{V} - 5\text{kV}$
	Class 3 Dielectrics	$10\text{pF} - 100\mu\text{F}$	$6.3\text{V} - 50\text{kV}$
Tantalum	—	$100\text{nF} - 2.2\text{mF}$	$2.5 - 125\text{V}$
Electric double layer	—	$6.8\text{mF} - 400\text{F}$	$2.1\text{V} - 75\text{V}$
Mica	—	$1\text{pF} - 15\text{nF}$	$50\text{V} - 30\text{kV}$

requirement ensured that no modifications to the existing onboard charger layout were necessary, thereby preserving the integrity of the reference prototype.

Table 2.4: Selected capacitor types with capacitance and voltage ranges.[4]

Capacitor Type	Sub-type/ Variant	Capacitance	Voltage
Aluminum	Electrolyte	$0.1\mu\text{F} - 2.2\text{F}$	$4 - 550\text{V}$
Film	Polyethylene Terephthalate	$270\text{pF} - 220\mu\text{F}$	$50\text{V} - 1\text{kV}$

Applying these boundary conditions considerably reduces the range of suitable options. The capacitors that meet these requirements are summarized in Table 2.4. This refined selection forms the foundation for the experimental phase of the research, in which the selected components are systematically evaluated within the OBC.

Through these experiments, the impact of the selected capacitors on EMI and overall system performance is assessed. The results provide deeper insight into the role of the DC-link capacitor within the OBC system and yield valuable recommendations for optimizing component selection with respect to both electrical efficiency and EMC performance.

2.7.2 EMI and EMC

A thorough understanding of EMI and EMC is essential for the reliable design and application of modern electronic systems, particularly within the automotive sector. EMI can occur in both conducted and radiated forms, with common-mode and differential-mode mechanisms each affecting specific frequency ranges. To ensure interference-free coexistence of systems, EMC requirements combine emission limits with immunity thresholds.

Systematic EMC testing plays a central role in achieving these requirements. Although pre-compliance testing is less extensive than full conformity procedures, it allows potential interfer-

ence problems to be identified and remedied at an early stage. This reduces development risks, prevents costly redesigns and contributes to higher product quality.

Within the automotive context, CISPR 25 provides a widely accepted reference framework for the evaluation of electromagnetic emissions from components and subsystems. By defining measurement methods, environmental conditions and setup parameters, the standard ensures reproducible and comparable measurement results between test locations. Important elements include strict requirements for background noise levels, standardised impedance control by means of a LISN and precisely defined antenna configurations.

The combination of the theoretical foundations of EMI/EMC, the advantages of pre-compliance testing and the structured measurement methodology of CISPR 25 thus forms a solid basis for the design of power electronics systems in vehicles, such as OBCs, that comply with strict legal limits while maintaining high functional reliability in electromagnetically demanding environments.

Chapter 3

Experimental Details

3.1 Introduction

To provide a complete and clear overview of the tests to be carried out, this chapter first discusses the complete test setup, as well as the equipment required for the various measurements. It also explains why each component is essential for obtaining reliable and accurate measurement results on the OBC.

First, the test setup for both measurements is described in detail, including the location where the tests will take place. The environmental factors that could possibly affect the measurement results are also discussed.

It is important that these measurements are carried out according to CISPR standards. These standards specify the requirements regarding laboratory equipment, settings and procedures necessary to ensure standardised and reproducible measurements.

3.2 Basic EMC Test Setup

Figure 3.1 shows the basic setup of an EMC test laboratory, which includes a grounded metal L-baseplate, a wooden table without metal parts, a LISN and a spectrum analyzer for frequency analysis.




Figure 3.1: Basic EMC test setup
[39]

To ensure the accuracy and reproducibility of measurements, it is essential that the test setup is

identical for each measurement. This means that all components and cabling must be positioned and connected in exactly the same way each time.

To guarantee this, the cables will be secured with a torque spanner and fixed with tape, and clear markings will be made on the work surface to indicate the exact positioning of each device. Even a small deviation in the placement or orientation of cables or devices can lead to variations in measurement results. It is therefore very important to take this into account at all times.

3.2.1 Conducted Emission Test Setup

As discussed in the literature review, there are two main types within EMI measurements: radiated emissions and conducted emissions. In this section, we focus on conducted emission tests, which measure electromagnetic emissions emitted through supply lines.

Conducted emission tests are performed by feeding the DUT through a LISN. The LISN is connected to a spectrum analyzer for frequency analysis, and to an isolation transformer placed between the power grid and the test circuit.

The use of an isolation transformer is essential for several reasons. On one hand, it provides a galvanic separation between the mains and the test setup, which increases the safety of measurements and significantly reduces the risk of dangerous voltages or earth faults. On the other hand, this separation prevents the creation of ground loops, which can lead to disturbances or inaccuracies in measurements from electromagnetic interference. Moreover, the isolation transformer guarantees that all emissions are discharged exclusively through the LISN, which is necessary for correct, standardised and reproducible measurements in accordance with EMC standards.

Figure 3.2 shows an overview of the complete conducted emission test setup.[40]




Figure 3.2: Conducted emission test setup
[40]

3.2.2 The Influence of Test Location on Conducted Emissions Measurements

When conducted emission tests are performed, electromagnetic emission is measured only through the feed lines of the test object. Since these measurements take place via a LISN and an isolation transformer, the physical location of the test setup should in principle not significantly influence the measurement results.

Special attention will therefore be paid to verifying that the measurement results are independent of the location, to ensure the reliability and reproducibility of the measurements.

3.2.3 Radiated emission test setup

Besides conducted emissions, radiated emissions are a second important form of electromagnetic interference.

Radiated emissions are a type of EMI that typically occurs in the mid- to high-frequency range and is emitted by a device during normal operation. These emissions arise from unintended radiation of electromagnetic energy into the environment, often due to internal signal transients, high-frequency switching or inadequate shielding.[41][42]

According to international standard EN 55032:2010, measurements of radiated emissions should be performed in a frequency range from 30 MHz to 1 GHz, and if applicable up to 6 GHz, depending on the fundamental frequency of the device's internal oscillators. These tests are intended to verify that the device remains within permissible emission levels and does not cause interference to nearby electronic equipment.

The test methods used and the measurement environment are very important here, as radiated emissions are strongly influenced by environmental factors such as reflections, use of materials and the spatial configuration of the set-up.

There are several challenges to consider when setting up a test environment for radiated emission measurements. A first important consideration is that electromagnetic waves are not emitted uniformly in a spherical pattern. To compensate this, typically both the height of the receiving antenna is varied (usually between 1 and 4 metres) and the DUT is rotated on a turntable. In this way, maximum radiation values can be detected from different directions.

In addition, the antenna receives not only direct radiation from the test object, but also reflected signals, especially from the underground. To increase measurement accuracy, the floor of the test environment is often covered with an electromagnetic reflective surface such as aluminium sheets to create a consistent and flat ground plane reflection. For optimal accuracy, the ground plane should be as flat and homogeneous as possible.

Figure 3.3 shows a typical Radiated Emission Pre-Compliance test setup consisting of the DUT, a ground plane, a broadband antenna mounted on a tripod, a preamplifier and a spectrum analyser. The radiated signals from the DUT are captured by the antenna and amplified by the pre-amplifier to improve the sensitivity of the system. The amplified signal is then transmitted to the spectrum analyser, which plots the frequency spectrum and analyses the emissions present.




Figure 3.3: Radiated emission test setup
[42]

The Influence of Test Location on Radiated Emissions Measurements

When performing radiated emission measurements, the test environment is crucial. Unlike conducted emissions, which are measured through feed lines, radiated emissions are highly dependent on external factors such as reflections, ambient noise and electromagnetic interference from the environment. For this reason, it is to be expected that measurements performed inside a laboratory will show marked differences compared to measurements in an open outdoor environment.

It is therefore essential to build both test setups indoors and outdoors as identically as possible. That way, an accurate comparison can be made and the effect of the environment on the measurement results can be correctly analysed. Indoors, interference sources such as electronic equipment, networks or metal structures can cause interference. Outdoors, however, we are not in a completely interference-free environment. Influences from radio signals, wireless communication and, in particular, PV-inverters, which are only a few tens of metres from the test set-up, can affect the measurements.

3.3 Material and Equipment for EMC Test Set-ups

3.3.1 LISN (Line Impedance Stabilization Network)

A LISN is a standardised test instrument that plays a key role in electromagnetic compatibility measurements, particularly in the analysis of conducted emissions, as seen in Figure 3.4. . LISNs are widely used in EMC/EMI testing standards for both civil and industrial applications.[43]

In a typical setup, the LISN is placed in series with the power line(s) of the Device Under Test. The main functions of a LISN are twofold. Firstly, it acts as a band-stop filter for the power source, so that RF noise from the source itself does not interfere with the measurement. Secondly, it provides a measurement point at which the radio frequency emissions fed back by the EUT via the mains power line can be accurately recorded via a standardised impedance.

An important aspect of EMC measurements is the need for a repeatable and well-defined impedance on the power supply side of the EUT. In practice, the output impedance of mains power supplies is rarely known and can vary greatly depending on the source used. This variation could significantly affect the reproducibility and reliability of the test results. By using a LISN, the unknown source impedance is replaced by a specified impedance profile, as defined in international standards (e.g. CISPR 25). This minimises the influence of the power source on the measurement results.

In summary, the LISN contributes to the standardisation and reproducibility of EMC measurements by both creating a standardised measurement environment and ensuring the separation between interference originating from the source and that originating from the test object.



Figure 3.4: LISN
[44]

3.3.2 Spectrum Analyzer

A spectrum analyzer, seen in Figure 3.5, is an electronic measuring instrument that displays the amplitude distribution of an electrical signal as a function of frequency. This feature makes it possible to visualise the energy distribution of a signal across the frequency domain. This is crucial for characterising RF signals, such as those found in wireless communications, radar, Bluetooth, Wi-Fi and other applications within the electromagnetic spectrum. [45]

Traditional analysers, such as the Swept Spectrum Analyser (SA) and the Vector Signal Analyser (VSA), typically only provide snapshots of the signal. However, given the increasing complexity and dynamics of modern RF signals, this approach is often insufficient. Signals can vary greatly over time, be present only briefly, or be hidden in noise or interference. To address these challenges, the Real-Time Spectrum Analyzer (RSA) was developed.

An RSA is capable of observing the frequency behaviour of signals in real time, detecting changes immediately and automatically recording them for further analysis. In addition to the frequency domain, these instruments can also provide information about the time domain, modulation characteristics, statistical properties and any error codes that may be present.

RSAs are particularly useful for detecting and analysing:

- short-term disturbances or bursts that are not visible with conventional analysers;
- weak signals that are overshadowed by stronger RF components;
- temporary transmissions, glitches, switching pulses and interference phenomena.

Due to their high sensitivity, speed and extensive analysis capabilities, Real-Time Spectrum Analyzers have become essential for advanced applications in RF diagnostics and development.




Figure 3.5: Spectrum analyzer Rigol
[46]

Comparison Between the Spectrum Analyser and the Oscilloscope

Both the oscilloscope and the spectrum analyser are fundamental measuring instruments in the field of electronic measurements. Although they both analyse signals, their functional focus lies on different domains of the same signal.[47]

The oscilloscope is primarily focused on the visualisation of signals in the time domain. This allows voltage changes, pulse widths, frequency components over time and time intervals to be accurately analysed. This makes the instrument particularly suitable for applications such as timing analysis, fault detection and debugging in digital or analogue circuits.

The spectrum analyser, on the other hand, is designed for analysis in the frequency domain. The instrument allows users to identify which frequencies are present in a signal, at what intensity, and whether there are any interfering components or unwanted emissions. This is particularly important in communication and transmission technologies, where frequency use must be strictly regulated and optimised.

In many realistic applications, the behaviour of the signal is not known in advance, and a combined analysis in both the time and frequency domains is necessary. For this reason, there are integrated measuring instruments that combine both functions, although specialised analysers, such as the RSA, are often preferred for complex RF analysis due to their higher sensitivity and better real-time performance.

3.3.3 Antenna

Antennas are an essential part of pre-compliance measurements. They convert the electromagnetic field present into a voltage signal that can then be analysed using a spectrum analyser.

Different types of antennas are used depending on the type of radiation (electric or magnetic field) and the relevant frequency band. For the purposes of this thesis, both a loop antenna and a biconical antenna were chosen, each with their own area of application and specific properties.

Loop Antenna

A loop antenna is designed to detect magnetic field components (H-field) in the near field, typically in the frequency range from 9 kHz to 30 MHz. This antenna consists of a closed loop in which voltages are generated under the influence of an alternating magnetic field. Loop antennas

are often used in the analysis of low-frequency disturbances, such as those caused by power supplies, switching components or motor controls.[48]

The main advantages of a loop antenna are its directional sensitivity, sensitivity to nearby sources, and frequency-selective properties.



Figure 3.6: Loop antenna
[49]

Biconical Antenna

A biconical antenna is used to detect the electric field component (E-field) of electromagnetic interference, typically in the higher frequency range from 30 MHz to 3 GHz. This antenna consists of two cone-shaped conductors that together form a broadband dipole. Thanks to their geometry and impedance properties, biconical antennas exhibit a relatively flat frequency response over a wide spectrum. This makes them particularly suitable for far-field analyses and pre-compliance EMI measurements that comply with standardised laboratory tests.[50]

In pre-compliance measurement setups, the biconical antenna is usually placed at a fixed distance from the test object (DUT). The measurements provide an initial indication of whether the system complies with the electromagnetic emission limits specified in CISPR or EN standards.



Figure 3.7: Biconical antenna
[51]

3.3.4 RF Cables

RF cables are important for the reliable transmission of radio signals in electronic systems. They are used in various applications, ranging from telecommunications to medical equipment. Within EMC test setups, RF cables are used to transport signals with minimal distortion and loss to and from measuring equipment (such as spectrum analysers, amplifiers or antennas).



Figure 3.8: RF cable
[52]

3.3.5 Near Field Tools for Debugging

While far-field testing is suitable for verifying whether a product meets the emission standards set, it does not provide detailed insight into the specific origin of EMI. To locate emission sources in a more targeted manner, near-field measurements are therefore used.[53]

These near-field tests are typically performed using a spectrum analyser in combination with near-field probes seen in figure 3.9. These probes act as electromagnetic sensors and are designed to pick up either the electric field (E-field) or the magnetic field (H-field) in close proximity to the DUT. By scanning with the probe close to the surface of the DUT, local emission sources can be accurately identified, such as problems in the PCB traces.

The use of near-field probes therefore forms a tool in the development phase of electronic systems, where the aim is to detect EMI problems early and make adjustments to mitigate failures.



Figure 3.9: Near field probes
[53]

3.4 Laboratory Evaluations Prior to Pre-Compliance Testing

To prepare for the experimental validation of this master thesis, a hardware prototype was constructed based on the reference design. The complete Altium design files were submitted to a PCB manufacturer, which produced the initial prototype board. As shown in Figure 3.10, this prototype was delivered without through-hole components. This was a deliberate decision, outsourcing through-hole soldering is significantly more expensive, so these components were instead soldered manually.




Figure 3.10: Manufactured PCB prototype prior to through-hole component assembly

After the manual soldering process was completed, the fully assembled PCB was finalized, as presented in Figure 3.11, 3.12 and 3.13. At this stage, the board incorporated both surface-mount devices installed during manufacturing and the manually soldered through-hole components, representing the complete physical realization of the PFC stage of the reference design.




Figure 3.11: Front view of the completed PCB prototype



Figure 3.12: Rear view of the completed PCB prototype




Figure 3.13: Top view of the completed PCB prototype

Following the completion of the assembly process, the project advanced to the testing phase. Prior to conducting the main experimental evaluation of this thesis, three preliminary tests were performed on the prototype. The purpose of these tests was to verify the fundamental operation of the system, ensure hardware integrity, and perform calibration of the sensing circuits. A detailed description of these tests is provided in Reference Document [8].

3.4.1 First Preliminary Test

The first preliminary test was conducted by operating the board in an open-loop configuration with a fixed duty cycle. This procedure had several objectives. First, it verified the correct acquisition of feedback signals from the power stage. Second, it validated the functionality of the PWM gate driver. Third, it confirmed the absence of hardware faults. In addition, the test enabled the calibration of both the input and output voltage sensing circuits. The software structure implemented for this test is presented in Figure 3.14. The system architecture comprised two interrupt service routines (ISRs): a fast ISR dedicated to the current control loop, and a slower ISR responsible for execution of the voltage control loop and instrumentation functions. The specific modules executed within each ISR are illustrated in the Figure 3.14 [8].




Figure 3.14: Control software diagram: open loop test
[8]

In Figure 3.15, the experimental setup is presented. A DC source was employed as the input voltage, while a resistive load of 500 ohms was connected at the output. Furthermore, Code Composer Studio from Texas Instruments was used to monitor the output values during the experiment.




Figure 3.15: First preliminary test setup

The objective of this test was to evaluate the boost functionality of the converter. When an input voltage of 20 V was applied, the output was successfully increased to 40 V, thereby demonstrating the expected step-up operation. The results confirm the correct functioning of the hardware and simultaneously validate the associated software implementation.

3.4.2 Second Preliminary Test

During the second preliminary test, the inner current loop of the system was completed. The inductor current was controlled using a current compensator, referred to as G_i , in this design. To generate the duty cycle of the inverter, both the DC bus voltage and the input voltage feed-forward terms were applied to the output of this compensator. This arrangement simplified

the dynamics of the current compensator's plant, such that a proportional (P) controller was sufficient to tune the inner current loop. The model of the current loop was derived, and the complete software implementation for this build is illustrated in Figure 3.14 [8].




Figure 3.16: Control software diagram: closed current loop test [8]

The experimental setup for this test is shown in Figure 3.17. Similar to the previous case, the prototype was operated with an input voltage of 50 V and an output load of 500 ohm.




Figure 3.17: Second preliminary test setup

During this test, several technical issues were encountered, particularly with one of the legs of the PFC stage. Considerable time was spent diagnosing the problem. Each leg was equipped with a dedicated current sensor, yet one sensor failed to provide any measurement. This issue is demonstrated in Figure 3.18, which shows the Code Composer software interface where the current IL1 registered no values.

Expression	Type	Value	Address
TTPLPFC_lab.enum_lab	enum <unnamed>	TTPLPFC_Lab2	0x000083C2@Data
TTPLPFC_board_Status.enum_board_Status	enum <unnamed>	boardStatus_Idle	0x000083C6@Data
TTPLPFC_clearTrip	long	1	0x0000842E@Data
TTPLPFC_closeGilLoop	long	1	0x0000842A@Data
TTPLPFC_ac_cur_ref_pu	float	0.0350000001	0x000083F0@Data
TTPLPFC_il1_sensed_pu	float	-0.00197696686	0x0000800C@Data
TTPLPFC_il2_sensed_pu	float	0.0340195298	0x0000800E@Data

Figure 3.18: Code composer interface showing no values from current sensor IL1

The debugging procedure was carried out systematically. First, the supply voltage to the GaN FET was verified and confirmed to be correct. Next, the PWM signal path was investigated. Initial measurements indicated that the device was not receiving PWM signals. To further isolate the problem, the PWM signals were measured both before and after the isolator stage. The isolator, located on the bottom side of the PCB and shown in Figure 3.19, was found to be properly powered and receiving PWM signals. However, it failed to transmit these signals to the GaN FET. After replacing the isolator component, the PWM signals were successfully observed at its output.




Figure 3.19: Isolator component on the bottom side of the PCB, identified as the source of the PWM signal transmission failure

Despite this correction, the current sensor continued to report no values. The GaN FET itself was then examined. Using a multimeter, an unintended short-circuit connection between two pads was detected. This fault was traced to excessive solder during the assembly process. When the GaN FET was heated, the solder had melted and bridged an adjacent pad, as illustrated in Figure 3.20. The component was desoldered, the short was removed, and a new GaN FET was installed. After this corrective action, the system began to operate as intended, and the current sensor provided correct measurements.




Figure 3.20: Short-circuit defect between adjacent pads of the GaN FET caused by excessive solder during assembly

Once the hardware faults had been resolved and valid current sensor readings were obtained, the

execution of Laboratory Test 2 was continued. During this stage, the code was executed with an initial AC current reference of 0.03. The reference value was then gradually increased up to 0.045 in order to evaluate whether the measured current followed the applied reference. As shown in figs. 3.21 to 3.24, the current and voltage waveforms consistently tracked the reference values, in agreement with the behavior described in the reference document [8].




Figure 3.21: Current and voltage response at initial AC current reference of 0.03




Figure 3.22: Current and voltage response after increasing AC current reference to 0.035




Figure 3.23: Current and voltage response after increasing AC current reference to 0.04




Figure 3.24: Current and voltage response at maximum AC current reference of 0.045

Following this verification, the input voltage was slowly increased until the output voltage approached approximately 400 V. This step was carried out to confirm the proportional relationship between the input and output voltages. The results, illustrated in figs. 3.25 to 3.27, demonstrate that the output voltage accurately followed the input voltage, again in accordance with the expected behavior outlined in [8].




Figure 3.25: Output voltage response at intermediate input voltage level of 50V




Figure 3.26: Output voltage response after increasing input voltage level to 80V




Figure 3.27: Output voltage response after increasing input voltage level to 100V

With these outcomes, Laboratory Test 2 was successfully completed, thereby validating the closed current loop functionality. This allowed the project to progress to the final experimental stage.

3.4.3 Third Preliminary Test

In Laboratory Test 3, the inner current control loop was engaged, regulating the inductor current via a current compensator G_i . The DC bus voltage and output voltage feed-forward signals were utilized at the compensator's output to ascertain the inverter duty cycle, alongside a soft-start technique for the PWM at the zero-crossing. The complete software control structure for this configuration is illustrated in Figure 3.28 [8]. The experimental setup for this test was identical




Figure 3.28: Control software diagram: closed current loop AC test [8]

to that described in Section 3.4.2. The input voltage was set to 120 V, which was subsequently boosted to approximately 280 V as expected. The next phase of the test involved incrementally increasing the AC current reference in order to achieve an output voltage of approximately 400

V. As shown in figs. 3.29 to 3.31, the reference current was gradually increased from 0.03 to 0.045 and ultimately to 0.065, at which point the output voltage reached the target value of approximately 400 V.




Figure 3.29: Output voltage response for AC current reference set to 0.03




Figure 3.30: Output voltage response for AC current reference increased to 0.045




Figure 3.31: Output voltage response for AC current reference increased to 0.065

The results of this experiment confirmed the correct operation of the control strategy, as the system successfully regulated the output voltage according to the applied current reference. Since all preliminary tests yielded positive results, the prototype was validated and made ready for subsequent EMI testing.

3.5 Conducted Emission Test Setup in Laboratory

For the conducted emission tests, a dedicated setup was constructed that corresponds as closely as possible to the configuration prescribed in the CISPR 25 standard. Due to the complexity of the overall system, the OBC could not be relocated to a designated test facility. Therefore, a custom test arrangement was built. Although this configuration did not fully comply with the prescribed standard, most of the relevant requirements were taken into account. The setup was not relocatable because of the extensive interconnections, such as the water cooler, power source, power load, and test benches. The layout of the setup is illustrated in Figure 3.32.




Figure 3.32: Layout of the conducted emission test setup

The test environment consisted of three separate tables:

- **Left table:** This table housed the SA and the laptop used for analyzing the measurements.

The SA was powered directly from a standard 230 V outlet.

- **Middle table:** This table was equipped with a large aluminum ground plane with dimensions of 120 cm \times 70 cm. On this plane, two LISNs were placed, making direct electrical contact with the ground plate through their feet, thereby ensuring grounding. A DC power source was also present on this table. It was connected to the output side of the DUT via line and neutral conductors and provided galvanic isolation between the grid and the test setup. The LISNs were connected at the rear side to the AC power source (line and neutral). At the front side, the LISNs were connected to the input of the DUT (OBC). In addition, an RF cable was connected at the front of the LISN to the SA on the left table, enabling the measurement and analysis of all conducted emissions present on the power lines.
- **Right table:** The largest of the three tables supported an aluminum ground plane of 50 cm \times 30 cm. On top of this plane, a 5 cm-thick insulating material was placed, carrying the cold plate with the mounted OBC.

The ground planes of the middle and right tables were interconnected using a large sheet of aluminum foil. This method was chosen because a wire connection at high frequencies would act as an inductive element, potentially leading to additional emissions.

For safety reasons, the ground plane, cold plane, and DUT were enclosed within a safety box constructed from PVC and aluminum profiles. Although this enclosure was not ideal for emission measurements, it ensured the necessary operator safety. The earth terminal of the DUT was directly connected to the ground plane.

The input voltage and current, as well as the output voltage and current of the DUT, were monitored using probes connected to an oscilloscope in order to enable further analysis of the electrical waveforms.

Compliance with Critical Distance Requirements

- The DUT was positioned on insulating material at a height of 5 cm above the ground plane;
- The spacing between line and neutral conductors at the DUT input was at least 2 cm, in accordance with the standard;
- The distance between the LISN and the DUT exceeded 80 cm;
- The height of the test tables was 80 cm.

Restrictions on Compliance with Standards

- Wooden tables with metal legs were used instead of fully non-conductive tables as prescribed, which is not ideal for emission testing;
- A vertical ground plane behind the DUT could not be installed. According to the standard, such a plane should be placed at a distance of 40 cm from the DUT, but insufficient space was available on the test bench.

3.5.1 Conducted Emission Test with 100% DC-Link Capacitance (1410 μF)

The first measurement performed was a conducted emission test. This test was carried out with the OBC in its standard configuration, equipped with DC-link capacitors with a total capacity of 1410 μF , which corresponds to 100 % of the total DC-link capacitance. The capacitors used were manufactured by Kemet, each with a nominal value of 490 μF . In total, three such capacitors were mounted on the OBC. Their placement is shown in Figure 3.33. The volume of each capacitor is 45.22 cm^3 , resulting in a combined DC-link capacitor volume of 135.6 cm^3 . Considering the total volume of the OBC, which is 1740 cm^3 , the DC-link capacitors represent approximately 8 % of the overall volume.



Figure 3.33: DC-link capacitance of 1410 μF

The AC power source connected to the LISN supplied an input voltage of 120 V (rms). The DC power load was configured in constant-current mode, with a resistance equivalent of 500 Ω , and connected to the output of the OBC. The switching frequency of the semiconductors in the OBC was set to 120 kHz.

3.5.2 Conducted Emission Test with 70% DC-Link Capacitance (990 μF)

For this measurement, exactly the same setup was used as described in Section 3.5.1. The only difference is that the capacity of the DC-link capacitors was reduced from 1410 μF to 990 μF , which corresponds to a reduction of approximately 30 % of the total capacitance of the first test. This reduction was achieved by replacing the three 470 μF capacitors with two 300 μF capacitors and one 390 μF capacitor, as illustrated in Figure 3.34. As a result, the total volume of the DC-link capacitors decreased by 25 cm^3 , corresponding to a reduction of slightly more than 19 % compared to the total DC-link capacitor volume in the nominal configuration. The remainder of the measurement setup remained unchanged. In this way, it is possible to determine in a representative and controlled manner what influence a reduction in DC-link capacity has on the EMI within the OBC.




Figure 3.34: DC-link capacitance of 990 μF

3.5.3 Conducted Emission Test with 49% DC-Link Capacitance (690 μF)

For this measurement, exactly the same setup was used as described in Section 3.5.1. The only difference is that the capacity of the DC-link capacitors was reduced from 1410 μF to 690 μF , which corresponds to a reduction of approximately 51% of the total capacitance of the first test. This reduction was achieved by removing the 470 μF capacitors and replacing them with a 300 μF capacitor and a 390 μF capacitor, while the third capacitor position was left unoccupied, as shown in Figure 3.35. As a result, the total volume of the DC-link capacitors decreased by 62 cm^3 , corresponding to a reduction of almost 46% compared to the total DC-link capacitor volume in the nominal configuration. The remainder of the measurement setup remained unchanged. In this way, it is possible to determine in a representative and controlled manner what influence a reduction in DC-link capacity has on the EMI within the OBC.




Figure 3.35: DC-link capacitance of 690 μF

3.5.4 Conducted Emission Test with 28% DC-Link Capacitance (390 μF)

For this measurement, exactly the same setup was used as described in Section 3.5.1. The only difference is that the capacity of the DC-link capacitors was reduced from 1410 μF to 390 μF , which corresponds to a reduction of approximately 72% of the total capacitance of the first test. This reduction was achieved by replacing one of the 470 μF capacitors with a 390 μF capacitor,

while the remaining capacitor positions were left unoccupied, as shown in Figure 3.36. As a result, the total volume of the DC-link capacitors decreased by 99 cm^3 , corresponding to a reduction of 73% compared to the total DC-link capacitor volume in the nominal configuration. The remainder of the measurement setup remained unchanged. In this way, it is possible to determine in a representative and controlled manner what influence a reduction in DC-link capacity has on the EMI within the OBC.




Figure 3.36: DC-link capacitance of $390\text{ }\mu\text{F}$

3.5.5 Conducted Emission Test with Hybrid DC-Link Capacitance

For this measurement, the same setup was used as described in Section 3.6.1. In this case, however, a hybrid configuration was implemented by combining an aluminium electrolytic capacitor with a film capacitor. Specifically, one $470\text{ }\mu\text{F}$ electrolytic capacitor was retained, to which a $50\text{ }\mu\text{F}$ film capacitor was added, resulting in a total DC-link capacitance of $520\text{ }\mu\text{F}$. Although the volume of the film capacitor is significantly larger than that of a conventional $470\text{ }\mu\text{F}$ electrolytic capacitor, film capacitors offer important advantages for on-board chargers, including higher reliability and longer lifetime at elevated operating temperatures.

Due to the fact that the PCB footprint could not be modified, the film capacitor was connected via an external wire and soldered to the position originally intended for the electrolytic capacitor. While this arrangement does not represent an ideal measurement configuration, it nevertheless provides valuable insights into the potential impact of hybrid capacitor configurations on the EMI behaviour of the OBC. The placement of the electrolytic and film capacitors on the PCB is shown in Figure 3.38 and 3.37.




Figure 3.37: Hybrid DC-link capacitance (top view)




Figure 3.38: Hybrid DC-link capacitance (front view)

3.5.6 Conducted Emission Test with Film DC-Link Capacitance ($50\ \mu\text{F}$)

For this final measurement, the same setup was used as described in Section 3.6.1. In this case, however, all electrolytic capacitors mounted in the initial configuration were removed and replaced by a single film capacitor of $50\ \mu\text{F}$. This represents a significant reduction in the total DC-link capacitance, from $1410\ \mu\text{F}$ in the nominal configuration to only $50\ \mu\text{F}$, corresponding to a reduction of approximately 96%. Such a drastic reduction not only strongly decreases the available energy storage, but also leads to a notable decrease in the total capacitor volume on the PCB. While the volumetric size of a single film capacitor is larger compared to that of an individual electrolytic capacitor, the replacement of three electrolytic capacitors with only one film capacitor results in a considerable reduction of the overall capacitor footprint. The placement of the film capacitor on the PCB is shown in Figure 3.39 and 3.40.




Figure 3.39: Film DC-link capacitance (top view)




Figure 3.40: Film DC-link capacitance (front view)

3.6 Radiated Emission Measurements in Laboratory

Radiated emission measurements were not carried out in this study, as the available test environment was unsuitable and presented significant risks to both measurement validity and equipment integrity.

The primary limitation concerned the critical distance requirements for antenna placement prescribed by CISPR 25. To comply with the standard, the antenna must be positioned in line with the OBC. However, in the laboratory setting, this placement would have located the antenna in immediate proximity to the spectrum analyzer, with an adjacent test bench directly behind it. Such an arrangement would have introduced additional noise sources, rendering the results unreliable.

A second limitation was the absence of an appropriate ground plane. The laboratory floor was not covered with an electromagnetic reflective surface (e.g., aluminum sheets), resulting in uncontrolled signal reflections from the ground. Moreover, the laboratory environment, characterized by metallic structures, extensive cabling, and other active experimental setups, further increased the likelihood of reflections and elevated the electromagnetic noise floor. This issue was aggravated by the simultaneous operation of prototypes from other PhD researchers in the same laboratory.

According to CISPR 25, radiated emission testing must be performed in an anechoic chamber to guarantee compliance with distance requirements and suppression of environmental interference. Although such a sort of facility was available through a collaborating research team, it was not accessible within the timeframe of this project, as it was reserved for their ongoing experiments. To further assess feasibility, the expertise of Prof. Tom De Rybel, an authority in EMI testing, was consulted. He confirmed that, within the scope of this master's thesis, meaningful radiated emission measurements could not be achieved in the available laboratory environment due to its inherent limitations and the stringent spatial requirements of the standard.

Despite these constraints, a single measurement attempt was made. However, the spectrum analyzer immediately issued an over-range warning, indicating that the background noise level exceeded its operational range. Proceeding under such conditions would have posed a significant risk of permanent damage to the analyzer, without yielding reliable results.

Based on these technical, environmental, and safety considerations, further attempts to perform radiated emission measurements in the available laboratory were deemed unjustifiable. The unfavorable inability to meet standard requirements led to the decision to exclude radiated emission testing from this study. Future research should address this limitation by performing such measurements in a fully compliant anechoic chamber. This would enable a valid comparison between conducted and radiated emissions, thereby providing a more comprehensive evaluation of the EMI of the OBC.

3.7 Complementary Simulations for Validating Experimental Results on DC-Link Capacitor Variations

To facilitate comparison with the experimental results, simulations of the DC-link capacitor variations were conducted under the supervision of the research team. The simulation model,

illustrated in Figure 3.41, was configured to replicate the prototype OBC as closely as possible. Specifically, the absence of a choke coil in the EMI filter of the tested hardware was mirrored in the simulation model. Semiconductor devices were represented with their respective resistance and capacitance values, while the DC-link capacitors were varied both in capacitance and equivalent series resistance according to the intended test cases. Input and output parameters, including supply voltage and resistive load, were aligned with the laboratory configuration. This approach ensured that simulated input and output currents closely matched those obtained experimentally, thereby enabling a realistic comparison.




Figure 3.41: Simulation setup for analyzing DC-link capacitor variations in the OBC

The scope of the simulations was limited to reproducing voltage and current waveforms rather than directly modeling EMI. This decision was based on two considerations. First, the experimental EMI tests were conducted in a power electronics laboratory that did not meet CISPR 25 requirements, where environmental noise from other converters and auxiliary equipment introduced effects not reproducible in simulation. Second, EMI measurements included additional equipment such as an electronic load, auxiliary power supply, and PC that created complex ground return paths and common mode noise through internal Y-capacitors. Accurately modeling these interactions would require significant additional effort beyond the scope of this work.

By focusing on faithful reproduction of current and voltage behavior, the simulations provide a robust reference against which the experimental results can be validated. Given the strong dependence of EMI on the electrical waveforms at the converter interfaces, the close correspondence between simulated and measured values supports the reliability of the capacitor variation analysis. In this respect, the simulations function as a complementary validation tool, reinforcing the experimental methodology and increasing confidence in the obtained results.

Chapter 4

Results

In this chapter, the results of the experimental investigation are presented and discussed. The study focused on evaluating the impact of reduced DC-link capacitance in the OBC under both conducted emission conditions. For each measurement, identical test procedures were applied to ensure comparability across different capacitance levels. The positioning of all equipment and cabling was carefully maintained throughout the experiments to eliminate external influences and to guarantee reproducible results.

The analysis is structured around several key performance aspects of the OBC. First, the output voltage and current characteristics are examined, followed by an assessment of the thermal behavior under varying capacitance values. Subsequently, the influence of capacitance reduction on EMI is evaluated based on experimental measurements using a spectrum analyzer. Complementary simulations were carried out exclusively for the input and output voltages and currents of the OBC in order to provide further insight into the electrical behavior of the system. It should be emphasized that no simulations of EMI phenomena were performed; the EMI-related results are solely derived from physical measurements. All results are expressed relative to the baseline configuration, i.e., the nominal DC-link capacitance of 1410 μF .

Through this systematic approach, the chapter aims to identify and quantify the trade-offs between reduced capacitance and system performance, highlighting the implications for OBC design in terms of efficiency, stability, and EMI compliance.

4.1 DC-link Capacitance Reduction: Voltage and Current Behaviour

4.1.1 Influence of DC-link Capacitance Reduction on the Input Voltage

For each measurement, identical experimental conditions were maintained, including cable positioning, distances between components, and general setup arrangements. At every step of the capacitance reduction, the input voltage of the OBC was recorded and plotted, as shown in Figure 4.1. The results indicate that the reduction of the DC-link capacitance has only a negligible influence on the input voltage waveform. The voltage peaks remain nearly unchanged across all

tests, demonstrating that the input voltage is largely unaffected by variations in the DC-link capacitance.




Figure 4.1: Measured input voltage waveforms for different DC-link capacitance values

4.1.2 Influence of DC-link Capacitance Reduction on the Input Current

Figure 4.2 shows the measured input current waveforms for different DC-link capacitance values. Similar to the voltage measurements, the same experimental conditions were maintained during each test. In contrast to the input voltage, however, the input current clearly exhibits significant high-frequency disturbances around the zero-crossings of the sinusoidal waveform. Peak values up to 10 A can be observed in all configurations, independent of the actual DC-link capacitance.




Figure 4.2: Measured input current waveforms for different DC-link capacitance values

A more detailed view of these disturbances is shown in Figure 4.3, where the input current is

magnified around a zero-crossing. The sharp oscillations visible in this region are most likely caused by the switching behaviour of the semiconductors inside the OBC, combined with reverse recovery effects of the diodes and parasitic elements in the circuit. Since the OBC was not equipped with a complete EMI filter, but only with capacitors and without common-mode chokes, these high-frequency current pulses were not sufficiently attenuated and are therefore directly visible at the AC input terminals.




Figure 4.3: Zoomed view of the input current around the zero-crossing, highlighting the high-frequency disturbances

4.1.3 Influence of DC-link Capacitance Reduction on the Output Voltage

The output voltage was measured before the connection to the load using a differential probe. In contrast to the input voltage, a clear dependency on the DC-link capacitance is observed in the output voltage waveforms, as shown in Figures 4.4 and 4.5. A reduction of the DC-link capacitance results in a noticeable increase in high-frequency noise components and voltage ripple superimposed on the signal. This effect is particularly pronounced at capacitance values of $390\mu\text{F}$ and becomes even more evident when only a film capacitor of $50\mu\text{F}$ is employed.

As the capacitance decreases, the filtering capability of the DC-link is significantly reduced. Consequently, the DC bus voltage exhibits larger peak-to-peak variations and more frequent voltage spikes. These transients are especially pronounced during current direction changes, i.e., at the zero-crossings of the waveform. The origin of these spikes can be attributed primarily to the switching behaviour of the semiconductors inside the converter, combined with parasitic circuit elements. With a reduced DC-link capacitance, such switching-induced disturbances are less effectively smoothed, allowing both the fundamental ripple and high-frequency oscillations to propagate to the output.

Figures 4.4 and 4.5 illustrate these effects by comparing the measured output voltages for different capacitance values. The results clearly demonstrate that a lower DC-link capacitance significantly

deteriorates the output voltage quality by amplifying high-frequency noise, ripple, and transient peaks.




Figure 4.4: Measured output voltage waveforms for different DC-link capacitance values




Figure 4.5: Zoomed view of the output voltage

4.1.4 Influence of DC-link Capacitance Reduction on the Output Current

The measured output current waveforms for different DC-link capacitance values are presented in Figures 4.6–4.8. In contrast to the output voltage, the influence of the DC-link capacitance on the output current is less pronounced in the steady-state regions of the waveform. Nevertheless, a number of characteristic effects can be observed when the capacitance is reduced.

At nominal capacitance values (e.g., 1410 μF), the output current remains relatively smooth,

with only limited distortion superimposed on the sinusoidal waveform. However, when the capacitance is reduced, distinct high-frequency oscillations become visible, especially around the zero-crossings of the current. These oscillations are particularly severe for capacitance values below 390 μF , with the film capacitor of 50 μF showing the strongest distortion. The spikes and oscillations observed at the zero-crossings originate from the switching behaviour of the power semiconductors, combined with diode reverse recovery effects and parasitic elements of the circuit. Under normal conditions, the DC-link capacitor provides sufficient buffering to attenuate these disturbances. When the capacitance is reduced, the current path becomes more strongly influenced by the switching dynamics, and the resulting high-frequency current pulses are directly reflected in the output current.

A zoomed view of the waveforms, Figure 4.7, highlights these phenomena. The measured signals show that the amplitude of the high-frequency oscillations increases significantly with reduced capacitance, and that the film capacitor configuration exhibits not only higher peak values but also a larger deviation from the ideal current waveform.

In summary, while the steady-state output current is only moderately affected by the DC-link capacitance reduction, the transient behaviour around zero-crossings deteriorates significantly. A lower capacitance thus amplifies high-frequency distortions, resulting in sharper current spikes and increased peak-to-peak values, which in turn can contribute to higher levels of conducted and radiated EMI.




Figure 4.6: Measured output current waveforms for different DC-link capacitance values




Figure 4.7: Zoomed view of the output current around the zero-crossing, highlighting high-frequency oscillations for different capacitance values




Figure 4.8: Detailed view of transient current spikes during zero-crossings for different DC-link capacitance values

4.2 Impact of DC-link Capacitance Reduction on Thermal Behaviour

In addition to the electrical waveforms, the thermal behaviour of the OBC was also investigated under different DC-link capacitance values. The OBC is water-cooled and mounted on a cold plate, ensuring that the power semiconductors are effectively maintained at a stable operating temperature. As a result, no significant temperature differences were observed in the semiconductor devices across the tested capacitance values.

Thermal measurements were carried out at the nominal capacitance of 1410 μF and subsequently for all reduced capacitance configurations this can be seen in Figure 4.9. The results show that the temperature distribution within the OBC remains largely unchanged until the capacitance is reduced to 390 μF . At this point, a noticeable increase in temperature was observed in the inductor, as illustrated in Figure 4.10. The capacitors themselves exhibited only minimal temperature rise, independent of the capacitance reduction.

The increased heating of the inductor can be explained by the elevated current ripple that occurs when the DC-link capacitance is reduced. With a lower capacitance, the DC bus voltage ripple increases, which directly translates into higher ripple currents flowing through the boost inductors of the PFC stage. Since the copper windings and magnetic core of the inductors are subject to resistive (I^2R) and core losses, the higher ripple content results in additional power dissipation and thus a measurable temperature rise.

These findings suggest that the thermal stress caused by DC-link capacitance reduction is concentrated primarily in the passive magnetic components rather than in the semiconductors or capacitors themselves. This highlights the importance of carefully balancing DC-link sizing, as excessive reduction can lead to increased inductor losses, reduced efficiency, and potentially lower long-term reliability of the OBC.




Figure 4.9: Thermal measurement of the OBC at 1410 μF DC-link capacitance




Figure 4.10: Thermal measurement of the OBC at 390 μF DC-link capacitance, showing increased temperature in the coupled inductor

4.3 Influence of DC-link Capacitance Reduction on Conducted EMI

For each measurement, identical experimental conditions were maintained, including cable positioning, distances between components, and the overall setup configuration. At each step of the capacitance reduction, the conducted EMI of the OBC was recorded using the SA and subsequently plotted.

As a first step, a reference measurement was performed without connecting the OBC to the LISNs. This ensured that any potential interference originating from the AC load or LISNs themselves could be excluded. The resulting spectrum, shown as the black trace in Figure 4.11, confirms the absence of significant peaks, thereby validating that the LISNs and AC source did not contribute additional conducted emissions.

All EMI measurements were conducted with a 26 dB external attenuator in combination with a 10 dB internal SA attenuator. This precaution was necessary to protect the sensitive front-end of the SA against unexpected high-amplitude peaks. The conducted emissions were recorded in the frequency range from 9 kHz to 30 MHz, as specified for conducted EMI testing.

The first EMI measurement with the OBC connected was performed using the nominal DC-link capacitance of 1410 μF . Compared to the reference, a significant increase in broadband noise and distinct peaks was observed. This increase is attributed to the semiconductor switching events within the OBC, which inherently generate switching-frequency-related harmonics. In addition, the additional cabling between the LISNs, the OBC, and the load contributed to an elevated level of conducted noise.

Subsequent measurements with reduced capacitance values revealed only minor differences in

EMI behavior. The overall spectral shape remained largely unchanged. This indicates that the EMI performance of the OBC is only weakly dependent on the actual DC-link capacitance value, at least within the tested range.

The switching frequency of the semiconductors was 120 kHz. To analyze the harmonic content more closely, the spectrum between 100 kHz and 400 kHz was analyzed, as shown in Figure 4.12. Vertical markers were placed at integer multiples of the switching frequency to indicate the ideal harmonic positions. The first harmonic at 120 kHz aligns precisely with the dominant measured peak, confirming its origin in the switching operation. In Figure 4.13, the first harmonic can be clearly observed, where the film capacitor exhibits the poorest performance, while the configurations with 690 μF and 390 μF perform almost identically to the 1410 μF reference. Nevertheless, it cannot be concluded that 690 μF and 390 μF represent the optimal choices solely on the basis of harmonic content, since the output voltage and current waveforms must also be considered. At higher-order harmonics, deviations from the ideal multiples are clearly visible in Figure 4.14. This deviation can be explained by parasitic effects in the system, including the non-ideal wiring layout, the absence of choke coils in the input EMI filter (which were bypassed with copper wire), and LC resonances within the circuit. Because of these shifted harmonics, it was very difficult to clearly differentiate which type of noise originated from which capacitor variation, further complicating the comparison of EMI performance. Such deviations are common in practical OBC systems and highlight the influence of parasitic impedances on conducted EMI.




Figure 4.11: Conducted EMI measurements for different DC-link capacitance values, including the reference measurement without OBC




Figure 4.12: Zoomed view of the EMI spectrum around the switching frequency and its harmonics. Vertical markers indicate integer multiples of the switching frequency (120 kHz)




Figure 4.13: Conducted EMI measurements at 120 kHz switching frequency




Figure 4.14: Comparison of second-order harmonics for different DC-link capacitances

4.4 Simulation Results

As outlined in Section 3.7, simulations were conducted to evaluate the output voltage and current under different DC-link capacitor variations. The corresponding results are presented in Figures 4.15 and 4.16, which show the simulated output voltage and current waveforms, respectively. Overall, the simulations exhibit strong correspondence with the experimental measurements, thereby validating their reliability for this study. Figure 4.15 illustrates that the simulations accurately capture the effect of DC-link capacitance reduction. As the capacitance decreases, the voltage ripple increases, consistent with the experimental observations. The primary exception is the case of the film capacitor, where the simulated ripple amplitude was significantly larger than the measured values. Adjusting the ESR in the simulation model did not resolve this discrepancy. A similar deviation was observed in the current waveforms in Figure 4.16, where most capacitor types displayed close agreement between simulation and measurement, with the exception of the film capacitor. Moreover, the simulated current waveforms appear noticeably smoother, exhibiting less high-frequency noise than observed in the experimental measurements.




Figure 4.15: Simulated output voltage for different DC-link capacitors




Figure 4.16: Simulated output current for different DC-link capacitors

These deviations are hypothesized to result from physical non-idealities in the experimental setup that were not explicitly modeled in the simulations. Contributing factors include resistive effects of the cables, their length, the internal resistance of the OBC traces, and parasitic elements such as stray inductances and capacitances. In practice, such parasitics may suppress or redistribute ripple, thereby improving the performance of the film capacitor beyond what is predicted by the simplified simulation model. Furthermore, these effects also explain why the simulated current waveforms appear smoother and contain less high-frequency noise than the experimental results. Despite these limitations, the simulated waveforms remain closely aligned with the experimental data, supporting their use as a credible complement to the measurements.

In conclusion, the simulations provide strong support for the experimental findings. Their close agreement with the measurements reinforces the validity of the results presented in this thesis and increases confidence in the conclusions regarding the impact of DC-link capacitor variations on OBC performance.

4.5 Comparison of Simulation and Experimental Results

The comparison between simulated and experimental results reveals a consistent overall trend regarding the influence of DC-link capacitance reduction on both voltage and current waveforms. In both cases, a decrease in capacitance leads to higher ripple amplitudes and increased high-frequency distortions. However, the absolute values differ: the simulations systematically underestimate the ripple compared with the experimental measurements. This discrepancy is most evident in the case of the film capacitor, where the simulated voltage ripple was more than twice as large as the measured value, while the experimental current ripple was significantly higher than predicted.

Table 4.1: Experimental ripple values of output voltage and current for different DC-link capacitances

Capacitor configuration	Ripple Voltage (V)	Ripple Current (A)
1410 μF	6.00	0.15
990 μF	6.40	0.22
690 μF	7.60	0.25
390 μF	10.00	0.38
520 μF (Hybrid)	8.50	0.30
50 μF (Film)	20.70	1.10

Table 4.2: Simulated ripple values of output voltage and current for different DC-link capacitances

Capacitor configuration	Ripple Voltage (V)	Ripple Current (A)
1410 μF	3.224	0.008059
990 μF	4.538	0.011341
690 μF	6.463	0.016152
390 μF	11.316	0.028274
520 μF (Hybrid)	4.576	0.012315
50 μF (Film)	43.178	0.107994

A direct numerical comparison is provided in Table 4.2 and Table 4.1, which summarize the results obtained from both the simulations and the experimental measurements. For example, at

1410 μF the simulated current ripple was only 0.008 A, whereas the measured value reached 0.15 A. These results highlight that the simulations, although useful for identifying general trends, do not fully capture the parasitic effects and external disturbances present in the experimental setup.

Despite these differences, the qualitative agreement between simulations and measurements reinforces the reliability of the overall findings. As shown in Figures 4.15 and 4.16 (simulation) and Figures 4.4, 4.5, 4.6, 4.7 and 4.8 (experiment), reducing the DC-link capacitance below 690 μF results in a clear deterioration of both voltage and current quality. The output voltage exhibits more pronounced ripple and high-frequency oscillations, while the output current shows distinct spikes at the zero-crossings. This observation is consistent with the experimental values in Table 4.1, which demonstrate a steady increase in ripple as the capacitance decreases.

Based on this comparison, a capacitance of 690 μF can be considered the lowest practical value that still preserves acceptable waveform quality. Further reductions, such as to 390 μF or 50 μF (film), result in excessive ripple and lead to higher thermal stress in the inductors.

The hybrid configuration (520 μF aluminium electrolytic capacitor in parallel with a 50 μF film capacitor) demonstrates performance only slightly worse than 690 μF in terms of ripple suppression. However, implementing this option would require a redesign of the PCB to accommodate the film capacitor, which introduces additional complexity and cost. For this reason, although the hybrid solution approaches the performance of 690 μF , it is less attractive from a practical standpoint.

In summary, both simulation and experimental results confirm that 690 μF represents a realistic lower bound for DC-link capacitance in the investigated OBC design. This value enables a meaningful reduction in capacitor volume while avoiding the substantial performance penalties associated with more aggressive reductions.

Chapter 5

Conclusion

By systematically varying the DC-link capacitance and analyzing the corresponding effects on the output voltage, input/output current, thermal behavior, and conducted EMI, the impact of capacitance reduction on the overall performance of the OBC prototype was evaluated. The experimental investigations demonstrate that a reduction of the DC-link capacitance down to 690 μF is feasible without compromising the functional stability of the converter. This conclusion is substantiated by the following observations:

- **Output voltage and current quality:** At capacitance values below 690 μF , the output voltage waveform exhibits a clear increase in ripple and high-frequency components. While these effects remain manageable at the tested load, they are expected to intensify at higher power levels. Maintaining a minimum of 690 μF therefore ensures stable voltage and current profiles under practical operating conditions.
- **EMI performance:** EMI measurements showed notable broadband noise and harmonic peaks. However, the results were significantly influenced by external factors, including ground loops from auxiliary power supplies, parasitic effects of the measurement setup, and ambient interference. As such, the EMI data are not fully conclusive for defining strict capacitance limits. The evaluation was therefore primarily based on the fundamental harmonic at 120 kHz, since higher-order harmonics were shifted by parasitic effects and could not be reliably compared across different capacitance configurations.
- **Thermal behavior:** Thermal analysis revealed negligible influence of capacitance reduction on the semiconductors due to the effective water cooling. At 390 μF , however, a distinct temperature rise was observed in the PFC inductor. This effect is attributed to the increased current ripple associated with insufficient DC-link buffering. The capacitors themselves showed no notable thermal stress.

Table 5.1: Total capacitor volume for different DC-link configurations and relative reduction compared to the 1410 μF reference design

Configuration	Position 1 (ml)	Position 2 (ml)	Position 3 (ml)	Total volume (ml)	Reduction (%)
1410 μF (Reference)	45.2	45.2	45.2	135.6	0.0
990 μF	36.75	36.75	36.75	110.25	18.7
690 μF	36.75	36.75	-	73.5	45.8
390 μF	36.75	-	-	36.75	72.9
520 μF (Hybrid)	45.2	64.0	-	109.2	19.5
50 μF (Film)	64.68	-	-	64.68	52.3

It is therefore concluded that the most appropriate configuration is a DC-link capacitance of 690 μF (e.g., $1 \times 300 \mu\text{F} + 1 \times 390 \mu\text{F}$). As shown in Table 5.1, this configuration achieves a 45.8% reduction in capacitor volume compared with the reference design, without necessitating a PCB redesign or incurring significant additional cost, while still ensuring stable electrical and thermal performance. This result represents the most balanced and well-substantiated conclusion of the study, as it aligns the experimental evidence with practical design considerations.

Bibliography

- [1] H. Wang and F. Blaabjerg, “Reliability of capacitors for dc-link applications — an overview,” pp. 1866–1873, 09 2013.
- [2] H. Wang, F. Blaabjerg, H. S. hung Chung, and M. Pecht, *Reliability of Power Electronic Converter Systems*, vol. 80 of *IET Power and Energy Series*. London, UK: The Institution of Engineering and Technology (IET), 2017.
- [3] S. Marimuthu, A. C. J. Malathi, V. Raghavan, and A. N. Grace, “1 - fundamentals of electronic ceramics,” in *Advanced Ceramics for Energy Storage, Thermoelectrics and Photonics* (P. Cao, Z.-G. Chen, and Z. Xia, eds.), Elsevier Series in Advanced Ceramic Materials, pp. 3–17, Elsevier, 2023.
- [4] DigiKey Electronics, “What is a capacitor and what are the different types,” 2023. [Online]. Accessed: 2025-04-16.
- [5] B. Odhiambo, “Emi: Understanding the causes in power electronics,” *EEPower*, 2023. Accessed: 2025-08-09.
- [6] M. Israr and P. Samuel, “Performance improvement of front-end pfc controller with small dc-link capacitance for light ev charger applications,” *Energy*, vol. 324, p. 135930, 2025.
- [7] Z. Ma and S. Wang, “Prediction and measurement techniques for radiated emi of power converters with cables,” *Chinese Journal of Electrical Engineering*, vol. 8, no. 4, pp. 1–10, 2022.
- [8] Texas Instruments, *7.4-kW EV or HEV Bidirectional Onboard Charger*, Mar. 2014. Document Number: TIDUF18A.
- [9] H. Wen, W. Xiao, X. Wen, and P. Armstrong, “Analysis and evaluation of dc-link capacitors for high-power-density electric vehicle drive systems,” *Vehicular Technology, IEEE Transactions on*, vol. 61, pp. 2950–2964, 09 2012.
- [10] P. Hillenbrand, M. Bottcher, S. Tenbohlen, and J. Hansen, “Frequency domain emi-simulation and resonance analysis of a dc-dc-converter,” pp. 176–181, 09 2016.
- [11] D. Zhang, M. Leibl, J. Muhlethaler, and J. Huber, “Analytical modeling and comparison of emi pre-filter noise emissions of three-phase voltage and current dc-link converters,” *IEEE Transactions on Power Electronics*, vol. PP, pp. 1–16, 11 2024.
- [12] H. Wang, H. Wang, G. Zhu, and F. Blaabjerg, “An overview of capacitive dc-links-topology derivation and scalability analysis,” *IEEE Transactions on Power Electronics*, vol. 35, no. 2, pp. 1805–1829, 2020.

- [13] Evolute Group, “Sustainability and environmental considerations in capacitor manufacturing,” July 2023. [Online]. Accessed: 2025-04-16.
- [14] S. Chowdhury, E. Gurpinar, and B. Ozpineci, “High-energy density capacitors for electric vehicle traction inverters,” pp. 644–650, 06 2020.
- [15] OpenAI, “Chatgpt.” <https://chat.openai.com/>, 2025. Large language model, accessed 17 Aug. 2025.
- [16] Y. Tang, W. Ding, and A. Khaligh, “A bridgeless totem-pole interleaved pfc converter for plug-in electric vehicles,” in *2016 IEEE Applied Power Electronics Conference and Exposition (APEC)*, pp. 440–445, 2016.
- [17] M. Küçükahraman, “1 – capacitor esr – equivalent series resistance,” 2021. LinkedIn article. Accessed April 16, 2025.
- [18] Panasonic-industry, “Basic knowledge about capacitors,” 2025. [Online]. Accessed: 2025-04-16.
- [19] K. E. Corporation, “Snap-in aluminum electrolytic capacitors ala7d, +85°c.” Online, Mar. 2025. Accessed: 2025-08-10.
- [20] Wikipedia contributors, “Film capacitor — Wikipedia The free encyclopedia.” https://en.wikipedia.org/wiki/Film_capacitor, 2024. Online; accessed 10 – August – 2025.
- [21] Vishay Roederstein, *General Technical Information Film Capacitors*. Vishay Intertechnology, Inc., Malvern, PA, USA, 2003. Document Number 26033, Revision 01-Dec-03.
- [22] L. Affleck and C. Leach, “Microstructures of batio3 based ptc thermistors with ca, sr and pb additions,” *Journal of the European Ceramic Society*, vol. 25, no. 12, pp. 3017–3020, 2005.
- [23] W. Lee, J. Yang, T. Yang, C. Su, and Y. Hu, “Ultra high-q npo mlcc with ag inner electrode for telecommunication application,” *Passive Components Industry*, vol. 6, no. 3, p. 27, 2004.
- [24] O. Zinke and H. Seither, *Widerstände, Kondensatoren, Spulen und ihre Werkstoffe*. Springer-Verlag, 2013.
- [25] AnyPCBA, “Unveiling the power of mica capacitors: Applications, advantages, and beyond.” <https://www.anypcba.com/blogs/electronic-component-knowledge/unveiling-the-power-of-mica-capacitors-applications-advantages-and-beyond.html>, Jan. 2025. Accessed: 2025-08-12.
- [26] ElProCus, “Mica capacitor construction, working and its applications.” <https://www.elprocus.com/mica-capacitor-construction-working-application/>, n.d. Accessed: 2025-08-12.
- [27] C. Reynolds, “Tantalum capacitor technology : Options for high-temperature and harsh-environment applications,” *IEEE Power Electronics Magazine*, vol. 4, no. 1, pp. 43–47, 2017.
- [28] B. Fairey, “High-reliability solid tantalum capacitors.” Online, Apr. 2018. Accessed: 2025-08-12.
- [29] B. Brunette, “The basics & benefits of tantalum & ceramic capacitors,” *Power Systems Design*, Dec. 2018. Accessed: 2025-08-12.

- [30] TDK Corporation, “Capacitors, part 8: “electric double layer capacitors (edlc)”.” <https://www.tdk.com/en/tech-mag/electronicsprimer/11,2024.ElectronicsABCseries,\TheWorldofCapacitors>”.
- [31] R. P. Deshpande, “What is electric double layer capacitor (edlc)?.” <https://www.capacitorconnect.com/what-is-electric-double-layer-capacitor-edlc/>, March 2024. Accessed 15 April 2024; an overview of ultracapacitors (EDLCs) based on carbon electrodes.
- [32] DigiKey Electronics, “What are emc and emi?.” <https://www.digikey.in/en/blog/what-are-emc-and-emi>, n.d. Blog article, accessed: 16 August 2025.
- [33] Rohde & Schwarz, “Emc testing solutions.” [https://www.rohde-schwarz.com/solutions/electronics-testing/emc-testing/emc-testing253441.html?change_c = true](https://www.rohde-schwarz.com/solutions/electronics-testing/emc-testing/emc-testing253441.html?change_c=true), n.d. Product/solutionspage, accessed : 16August2025.
- [34] H. W. Ott, *Electromagnetic Compatibility Engineering*. Wiley, 2009.
- [35] “Vehicles, boats and internal combustion engines – radio disturbance characteristics – limits and methods of measurement,” 2016.
- [36] A. Monti *et al.*, “Impact of dc-link capacitor variations on emi performance of automotive converters,” *IEEE Transactions on Power Electronics*, vol. 34, no. 7, pp. XXXX–XXXX, 2019.
- [37] C. R. Paul, *Introduction to Electromagnetic Compatibility*. Wiley, 2006.
- [38] EMC Directory, “What is cispr 25?.” https://www.emc-directory.com/community/what-is-cispr-25_13, n.d. Communityarticle, accessed : 16August2025.
- [39] Electrical Safety Testing Lab, “Cispr 32 testing labs.” <https://electricalsafetytestinglab.com/2019/10/11/cispr-32-testing-labs/>, 2019. Accessed: 16 August 2025.
- [40] Tekbox Digital Solutions, “Pre-compliance conducted emission measurements.” <https://www.tekbox.com/product/Pre-ComplianceConductedEmissionMeasurements.pdf>, n.d. Presentation, accessed : 16August2025.
- [41] Linktronix AG, “Emi compliance testing — cispr standards overview.” <https://www.linktronix.ch/resources/public/liveedit/media/15204985515aa0f7770c3a6.pdf>, n.d. Application, accessed : 16August2025.
- [42] “Cispr 25 automotive component emc testing.” <https://theemcshop.com/cispr-25-automotive-component-emc-testing>. Accessed: 21 August 2025.
- [43] Wikipedia contributors, “Line Impedance Stabilization Network — Wikipedia, The Free Encyclopedia.” <https://en.wikipedia.org/wiki/LineImpedanceStabilizationNetwork>, 2025. [Online; accessed August – 2025].
- [44] Schwarzbeck Mess-Elektronik, “Lisn automotive cispr 25 / iso 7637.” <https://www.schwarzbeck.de/en/lisn-line-impedance-stabilisation-networks/v-lisn-en/lisn-automotive-cispr-25-iso-7637.html>, n.d. Product page, accessed: 16 August 2025.

- [45] Tektronix, “What is a spectrum analyzer and why do you need one?.” <https://www.tek.com/en/documents/primer/what-spectrum-analyzer-and-why-do-you-need-one>, 2023. Accessed: 2025-08-19.
- [46] Rigol Technologies, “Rsa3000/rsa3030 spectrum analyzer.” <https://rigolshop.eu/products/spectrum-analyzers-rsa3000-rsa3030.html>, n.d. Product page, accessed: 16 August 2025.
- [47] K. Technologies, “Spectrum analyzer vs. oscilloscope.” <https://www.keysight.com/used/be/en/knowledge/guides/spectrum-analyzer-vs-oscilloscope>, 2023. Accessed: 2025-08-19.
- [48] “Loop antenna.” https://en.wikipedia.org/wiki/Loop_antenna. Accessed : 21August2025.
- [49] Tekbox Digital Solutions, “Tbma6-p passive loop antenna.” https://www.tekbox.com/product/tbma6-p_passive_loop_antenna/, n.d. Product page, accessed : 16August2025.
- [50] “Biconical antenna.” https://en.wikipedia.org/wiki/Biconical_antenna. Accessed : 21August2025.
- [51] Tekbox Digital Solutions, “Tbma1b biconical antenna.” <https://www.tekbox.com/product/tbma1b-biconical-antenna/>, n.d. Product page, accessed: 16 August 2025.
- [52] Spinner Group, “Spinner liefert seine ersten cpr-jumper aus.” <https://www.spinner-group.com/de/news/newscenter/422-spinner-liefert-seine-ersten-cpr-jumper-aus>, n.d. News article, accessed: 16 August 2025.
- [53] Rigol Technologies UK, “Near-field probes.” <https://www.rigol-uk.co.uk/products/emc/near-field-probes/>, n.d. Product page, accessed: 16 August 2025.

Appendix A

Attachments 1




Figure A.1: 1410µF Output Voltage vs Time




Figure A.2: 990µF Output Voltage vs Time




Figure A.3: 690 μ F Output Voltage vs Time




Figure A.4: 390 μ F Output Voltage vs Time




Figure A.5: 470 μ F + Film 50 μ F Output Voltage vs Time




Figure A.6: Film 50 μ F Output Voltage vs Time




Figure A.7: 1410 μ F Output Current vs Time




Figure A.8: 990 μ F Output Current vs Time




Figure A.9: 690μF Output Current vs Time




Figure A.10: 390μF Output Current vs Time




Figure A.11: 470μF + Film 50μF Output Current vs Time




Figure A.12: Film 50µF Output Current vs Time

Appendix B

Attachments 2




Figure B.1: EMI measurement of 1410 μ F capacitance




Figure B.2: EMI measurement of 990 μ F capacitance




Figure B.3: EMI measurement of 690 μ F capacitance



Figure B.4: EMI measurement of 390 μ F capacitance




Figure B.5: EMI measurement of hybrid capacitance




Figure B.6: EMI measurement of 50 μ F film capacitance

Appendix C

Attachments 3

7.4-kW EV or HEV Bidirectional Onboard Charger Reference Design With GaN



Description

The PMP22650 reference design is a 7.4-kW, bidirectional, onboard charger. The design employs a two-phase totem pole PFC and a full-bridge CLLLC converter with active synchronous rectification. The CLLLC uses both frequency and phase modulation to regulate the output across a wide voltage range. This design uses a single TMS320F280039C microcontroller to control both the PFC and DCDC stages. This design is also supported with a TMS320F28P65x microcontroller. High density is achieved through the use of high-speed GaN switches (LMG3522-Q1). A peak system efficiency of 96.5% was achieved with an open-frame power density of 3.8 kW/L.


This design illustrates control of this power topology using a single C2000™ MCU in closed voltage and closed current-loop mode. The hardware and software available with this design help accelerate your time to market.

Resources

TIDM-02013, PMP22650	Design Folder
TMS320F280039C, TMS320F28P650DK	Product Folder
AMC3330-Q1, AMC3302-Q1, UCC21222-Q1	Product Folder
C2000WARE-DIGITAL-POWERSDK	Software Folder
TMDSCNCD280039C, TMDSCNCD28P65X	Tool Folder



Ask our TI E2E™ support experts




Features

- Power Max: 7.4 kW, 96.5% peak efficiency
- VAC 90–264V AC: 240V AC TYP
- Vprim: 400 V DC nominal; Vsec: 250–450 V DC
- CLLLC resonant tank with 500-kHz nominal PWM switching (200 kHz–800 kHz range) enables higher power density
- Soft switching with Zero Voltage Switching (ZVS) on the primary; Zero Current Switching (ZCS) and ZVS on the secondary enable higher efficiency
- Active synchronous rectification scheme implementation using Rogowski coil sensor enables higher efficiency
- Software support for TMS320F28003x device with the Control Law Accelerator (CLA), which enables integrated OBC design with AC-DC and DC-DC controlled using a single C2000 MCU
- Software support for TMS320F28P65x device with one CPU (CPU1) controlling AC-DC and DC-DC stages is provided.
- Reduced CPU overhead with the new hardware oversampling feature of TMS320F28P65x

Applications

- [Hybrid, Electric, and Powertrain Systems](#)
- [DC Fast Charging Station](#)
- [Power Conversion System \(PCS\)](#)



1 CLLC System Description

Onboard chargers (OBCs) are an essential part of Electric Vehicles (EVs) and Hybrid Electric Vehicles (HEV). An OBC typically consists of an AC-DC [power factor correction (PFC) rectifier stage] and an isolated DC-DC converter, as shown in [Figure 1-1](#). C2000 MCUs are designed to implement advanced digital power control that automotive applications demand; for more information, see [C2000 Digital Power](#) and [C2000 EV](#).



Figure 1-1. Typical OBC Architecture

The ability to charge the battery fully overnight is highly desired for most EV Level 1 and Level 2 chargers. With battery capacity increasing, the OBCs need to be designed for even higher power. With the increasing power capacity of the OBC, specifications such as power density and efficiency are even more important, due to limited space and cooling capacity in the car.

The CLLC (Capacitor-Inductor-Inductor-Inductor-Capacitor)—with its symmetric tank, soft switching characteristics, and ability to switch at higher frequencies—is a good choice for these applications. In this design, control and implementation of a CLLC topology, as shown in [Figure 1-2](#), is illustrated.




Figure 1-2. CLLC Topology for Isolated DC-DC Converter

The nomenclature for [Figure 1-2](#) is as follows:

VPRIM	Primary side voltage (typically comes from a PFC converter)
IPRIM	Return current of the primary side, can be used for protection and monitoring.
IPRIM_TANK, IPRIM_TANK_2	Tank current on the primary side, two methods to sense using shunt current sense and other is Rogowski's coil. Only one is needed, used to implement synchronous rectification in the reverse direction for example, secondary to primary. Also used for protection.
VSEC	Secondary side voltage (typically, a battery)
ISEC	Return current of the secondary side, used to implement the battery current control loop.
ISEC_TANK	Tank current on the secondary side, used to implement the synchronous rectification for the forward direction for example, primary to secondary.
PRIM_LEG1/2_H/L	PWMs for the primary side full bridge
SEC_LEG1/2_H/L	PWMs for the secondary side full bridge

1.1 Key System Specifications

The CLLLC reference design power specifications are listed in [Table 1-1](#).

Table 1-1. Key System Specifications

PARAMETER	SPECIFICATIONS
Prim Voltage (V _{prim})	400 V–450 V DC (average)
Sec Voltage (V _{sec})	250 V–450 V DC Max
Power Rating forward	7.4 kW
Output Current (I _{OUT})	20 A Max
Efficiency (CLLLC)	Peak 98%
PWM Switching Frequency	500 kHz Nominal (200 kHz–800 kHz Range)



WARNING

TI intends this reference design to be operated in a **lab environment only and does not consider it to be a finished product** for general consumer use. The design is intended to be run at ambient room temperature and is not tested for operation under other ambient temperatures.

TI intends this reference design to be used only by **qualified engineers and technicians** familiar with risks associated with handling high-voltage electrical and mechanical components, systems, and subsystems.

There are **accessible high voltages present on the board**. The board operates at voltages and currents that may cause shock, fire, or injury if not properly handled or applied. Use the equipment with necessary caution and appropriate safeguards to avoid injuring yourself or damaging property.



CAUTION

Do not leave the design powered when unattended.



WARNING

High voltage! There are **accessible high voltages present on the board**. Electric shock is possible. The board operates at voltages and currents that may cause shock, fire, or injury if not properly handled. Use the equipment with necessary caution and appropriate safeguards to avoid injuring yourself or damaging property. For safety, use of isolated test equipment with over-voltage and over-current protection is highly recommended.

TI considers it the user's responsibility to confirm that the voltages and isolation requirements are identified and understood before energizing the board or simulation. *When energized, do not touch the design or components connected to the design.*



WARNING

Hot surface! Contact may cause burns. Do not touch!

Some components may reach high temperatures >55°C when the board is powered on. The user must not touch the board at any point during operation or immediately after operating, as high temperatures may be present.

2 CLLLC System Overview

2.1 Block Diagram

Figure 2-1 shows the block diagram of the CLLLC topology.




Figure 2-1. CLLLC Block Diagram

This reference design uses the following EVMs and PMP designs to achieve operation as documented in this guide:

1. [OBC Base Board: PMP22650\(with PMP22712 +PMP22773 Daughter cards\)](#)
2. [F280039C controlCARD Evaluation Module: TMDSCNCD280039C](#)

The following sections discuss details of the hardware, software, and system design.

2.2 Design Considerations and System Design Theory

LLC converters are widely popular due to their ability to achieve ZVS at the primary side, and ZCS on the secondary side. A typical LLC Series Resonant Converter (SRC) is shown in Figure 2-2. The primary side of this converter is half bridge; thus, the transformer utilization from a Volt-sec perspective is half. In addition, the current rating for the switches is twice of what is needed, compared to when a full-bridge structure is used.




Figure 2-2. LLC Half-Bridge SRC

Although half-bridge LLC SRCs are attractive at lower power for cost reasons, for high-power and high-density applications, a full-bridge LLC SRC is desired for the following reasons:

1. A full-bridge LLC converter better utilizes the magnetic core of the transformer on both the secondary side and primary side; therefore, it is able to offer better power density.
2. A full-bridge LLC converter reduces current rating; and therefore, reduces the cost of copper in wires. The converter also enables higher power (compared to half-bridge SRCs) to be achieved with the same copper wires.




Figure 2-3. Full-Bridge LLC Converter

A full-bridge LLC converter, as shown in [Figure 2-3](#), falls under the broad category of Dual Active Bridge (DAB) converters. Under DAB converters, the converter can be classified on the basis of model or operation:

1. A phase-shifted DAB converter is one of the most popular converters historically.
2. Resonant DAB converters have different variants on resonant tanks (LC, LLC, CLLC, CLLLC, and so forth).

Resonant DAB converters are of interest because high efficiency, high power, and high density are achievable with such converters. CLLLC, with its symmetric tank, is capable of bidirectional operation. The problem with using an LLC structure for bidirectional use is that the switching frequency, when operating in the reverse power flow mode, is governed by the transformer winding capacitance and the leakage inductance. This offers little or no control on the gain of the power stage and the switching frequency. Therefore, the CLLLC type of structure is preferred as it offers much better control on the switching frequency and an additional degree of freedom on the gain.

2.2.1 Tank Design

In this section, the tank parameter selection for the CLLLC is discussed based on the voltage gain desired, soft switching characteristics, and an appropriate power profile is selected for the charger based on CLLLC.

For additional calculations and information, refer to the following files located inside the software install package at C2000Ware_DigitalPower_SDK_<ver>/solution/tidm_02013/hardware/

2.2.1.1 Voltage Gain

To understand tank design, first the gains for both battery-charging mode and reverse-power-flow mode must be analyzed with First Harmonic Analysis (FHA) using first harmonic approximation. The simplified diagram of the resonant tank is given in [Figure 2-4](#).




Figure 2-4. FHA Model for CLLLC Resonant Tank During Battery Charging Mode (BCM)

The nomenclature for Figure 2-4 is as follows:

V_{prim} (TTPLPFC_ V_{BUS})	Voltage input at primary side
L_{rp}	Primary side resonant inductor
C_{rp}	Primary side resonant capacitor
N_{CLLLC}	Turns ratio of the transformer
L_{m}	Magnetizing inductor
V_{sec}	Voltage output at secondary side
L_{rs}	Secondary side resonant inductor
C_{rs}	Secondary side resonant capacitor
R_{L}	Effective load seen with FHA on the secondary output

$$R_{\text{L}} = \left(\frac{8}{\pi^2} \right) R_{\text{L_dc}}$$

Note here the effective R_{L} is accounted for as where $R_{\text{L_dc}}$ is the DC resistive load at the output.

Referring to secondary side quantities on the primary side,

- L_{rs}' is equal to $L_{\text{rs}} * N_{\text{CLLLC}} * N_{\text{CLLLC}}$
- C_{rs}' is equal to $C_{\text{rs}} / (N_{\text{CLLLC}} * N_{\text{CLLLC}})$
- R_{L}' is equal to $R_{\text{L}} * (N_{\text{CLLLC}} * N_{\text{CLLLC}})$
- V_{rs}' is equal to $V_{\text{rs}} * N_{\text{CLLLC}}$




Figure 2-5. FHA CLLLC With Quantities Referred to Primary Side in BCM

Using KCL and KVL, the gain equation can be written as Equation 1.

$$\frac{V_{\text{sec}}}{V_{\text{prim}}} = \frac{\left[Z_{\text{m}} \parallel (Z_{\text{rs}}' + R_{\text{L}}') \right] R_{\text{L}}'}{\left(Z_{\text{rp}} + \left[Z_{\text{m}} \parallel (Z_{\text{rs}}' + R_{\text{L}}') \right] \right) (Z_{\text{rs}}' + R_{\text{L}}') N_{\text{CLLLC}}} \quad (1)$$

Similarly, for the reverse power flow, the circuit can be simplified as shown in Figure 2-6, and the gain can be written as Equation 2.

$$\frac{V_{\text{prim}}}{V_{\text{sec}}} = \frac{N_{\text{CLLLC}} \left[Z_{\text{m}} \parallel (Z_{\text{rp}} + R_{\text{L}}) \right] R_{\text{L}}}{\left(Z_{\text{rs}}' + \left[Z_{\text{m}} \parallel (Z_{\text{rp}} + R_{\text{L}}) \right] \right) (Z_{\text{rp}} + R_{\text{L}})} \quad (2)$$




Figure 2-6. FHA Model for Gain Calculation in RCM

Equation 1 and Equation 2 are used in the following section to study the voltage gain based on the parameters selected for the design.

2.2.1.2 Transformer Gain Ratio Design (N_{CLLLC})

Resonant converters are typically most efficient when operating at or near the resonant frequency. Since this is a bidirectional battery charger, this design needs to cover a range of output voltages. This implies that n should be chosen such that the converter operates at as low a current as possible to help reduce I^2R losses. Following this design concept the highest output current will occur at the lowest output voltage at which you need to supply full power. We will set n at this point such that the converter operates as close to resonance as possible. In this design this works out to be a turns ratio of 1.1:1. This enables the lowest losses while still allowing for a wide output voltage range.

2.2.1.3 Magnetizing Inductance Selection (L_m)

To ensure ZVS operation of the primary side FETs, we need to make sure the energy stored in the resonant tank is greater than the energy stored in the FET output capacitors. We can use Equation 3 to determine the needed L_m for full-bridge LLC SRCs.

$$L_m \leq \frac{T t_{\text{dead}}}{16 * C_{\text{oss}}} \quad (3)$$

where the intended switching frequency for the converter is 500 kHz, hence $T = 1/(500 * 10^3)$, and based on the power device. Selected parameters such as t_{dead} and C_{oss} can also be identified from the power device data sheet. Typically, the effective C_{oss} must be calculated using curve fitting. On this design, based on the design parameters discussed, L_m must be less than 20 μH . In addition to what is accounted for in the above calculation, there is inter-winding capacitance in a real transformer that needs to be discharged by the resonant tank current. Therefore, using simulation, a value of 14 μH was selected to ensure ZVS across the operating range of the converter; this value is used in the subsequent selection processes.

2.2.1.4 Resonant Inductor and Capacitor Selection (L_{rp} and C_{rp})

While selecting L_{rp} , the ratio of L_m to L_{rp} is widely used as a design parameter,

$$L_n = \frac{L_m}{L_{rp}} \quad (4)$$

The L_n value is selected such that it ensures the voltage gain in the resonant tank is enough across the operating range of the converter. In this design, as the input voltage comes from a PFC stage and will have a estimated 10% ripple, a gain variation of at least 10% is needed. With this criteria in mind and the fact that L_n should be kept higher to reduce the inductor value, and hence the losses, L_n equal to 14 is selected for this design, based on the plot of the FHA with L_n varying with load (see Figure 2-7).




Figure 2-7. CLLLC Tank Gain Variation With L_n Varying

Now that the selection of L_n is made, L_{rp} can be calculated using Equation 4. L_{rp} and C_{rp} determine the series resonant frequency of the converter and they are related by Equation 5.

$$f_{res} = \frac{1}{2\pi\sqrt{L_{rp}C_{rp}}} \quad (5)$$

Equation 5 can then be used to calculate the C_{rp} needed on the design. However, due to component availability, the next closest value of C_{rp} is used on the design. With these component values, the BCM gain is shown in Figure 2-7.

In Figure 2-7, as the load increases (that is, $R_{L_{dc}}$ goes lower), the gain curve becomes non-monotonic in the region below series resonant frequency. This can lead to the loss of ZVS on the primary FETs and, more critically, the loss of control. Therefore assuming maximum load at nominal V_{out} , the load is limited or clamped to $R_{L_{dc}} = 30 \Omega$, for which the gain is monotonic (see Figure 2-7).

Additionally Figure 2-7 shows that in BCM we have enough gain across our operating frequency of 200kHz to 800kHz to cover all operating conditions. Lastly, it is worth noting that if the PFC ripple can be reduced then the totally expected input range will also reduce. This causes the required gain range to reduce, and ultimately helping to reduce the frequency variation needed to support all load conditions.

2.2.2 Current and Voltage Sensing

In the following sections, the sensing scheme for different currents and voltages on the design are discussed. On the design, multiple schemes are implemented so that users can select the appropriate schemes for their application needs.

2.2.2.1 VPRIM Voltage Sensing

The C2000 MCU is biased on the primary side; hence, the primary voltage is sensed by a resistor divider to the ground of the board. As oversampling is used, an op amp in voltage follower arrangement is used to buffer the signal for the ADC as shown in Figure 2-8. The buffer helps reduce impedance as seen by the ADC, and hence, a faster sampling rate can be used. Otherwise, the sampling will be limited by the time constant of the resistor divider resistance, which is typically high, and hence, only slow sampling can be done.




Figure 2-8. VPRIM Voltage Sensing Circuit

2.2.2.2 VSEC Voltage Sensing

The secondary side voltage is sensed in an isolated manner using the AMC3330-Q1, as shown in Figure 2-9.




Figure 2-9. VSEC Voltage Sensing Circuit

2.2.2.3 ISEC Current Sensing

The secondary side output current is also sensed in an isolated manner using the AMC3302-Q1, as shown in Figure 2-10.




Figure 2-10. ISEC Current Sensing Circuit

2.2.2.4 ISEC TANK and IPRIM TANK

A Rogowski coil-based sensing mechanism is chosen to sense the high-frequency current in the tank on the primary side and the secondary side in an isolated manner, as shown in Figure 2-11. The ADC pin is internally connected to the Comparator Subsystem (CMPSS), which can generate the correct pulses that go through the X-Bar to the PWM to get the action required for synchronous rectification.




Figure 2-11. ISEC Tank Current Sensing Using Rogowski's Coil

2.2.2.5 IPRIM Current Sensing

The primary side current, IPRIM, is sensed using LMV796-Q1.(see [Figure 2-12](#)).




Figure 2-12. IPRIM Current Sensing Circuit, Comparison With Typical MCU vs. C2000 MCU

2.2.2.6 Protection (CMPSS and X-Bar)

Most power electronics converters need protection from overcurrent events. For this design, multiple comparators are needed, and references for the trip points need to be generated. Using C2000 MCUs—such as TMS320F280039, which has an on-chip windowed comparator as part of the Comparator Subsystem (CMPSS) along with 12-bit DACs for trip set points—that are internally connected to the PWM module enables fast tripping of the PWM without the need of external hardware. This saves board space and cost in the end application as extra components can be avoided by using on-chip resources such as DAC, comparators, and ADC. All of these resources can be used together and at the same time, without any extra external connections. Furthermore, the CMPSS-generated signals go to the X-Bar, where they can be combined in different and unique fashions to flag unique trip events from multiple sources.




Figure 2-13. Comparator Subsystem (CMPSS) Used for Overcurrent Protection

2.2.3 PWM Modulation

Figure 2-14 shows the PWM waveform configuration used on this design.

High-resolution PWM is used for the primary legs and the secondary legs. Up-down count mode is used to generate the PWMs. To use the high-resolution PWMs, the PRIM_LEG1_H PWM pulse is centered on the period event and the time base is configured to be up-down count. A complementary pulse with high-resolution dead time is then generated for the complementary switch. Between LEG1 and LEG2, there is a 180-degree phase shift for a full-bridge operation. This is achieved by using the feature on the PWM module to swap the xA and xB output. (Alternatively, a phase shift can also be implemented, but is not needed on this design.)

The PWM pulse to the secondary side goes through an isolator, which adds additional propagation delay. To account for this propagation delay, a small advance of the PWM is required. This is implemented in form of a phase-shift delay with respect to the primary active PWM pulse's falling edge. The phase shift of the secondary side is a combination of the period and the delay needed for the isolator, as shown in Figure 2-14. As active synchronous rectification scheme is used, the rising edge is controlled by the primary side PWM switch timing. As the switching event can be noisy, a blanking window is used. The current in the secondary tank can be discontinuous depending on the operating frequency and load. Hence, the falling edge is controlled by the trip action that is triggered as soon as the secondary current reaches zero. The trip is then latched until the next zero or period event to avoid any spurious turn on of the secondary side switches because of noise. The blanking pulse is generated by the PWM time base but the trip latch and the blanking actions happen as part of the CMPSS. Depending on whether it is the positive half or the negative half of the tank current, two different trip signals are generated and sent to the PWM module through the X-Bar. The Type-4 PWM on the C2000 MCU can uniquely use these events to trip the xA pulse during the up count and xB during the down count. For details, refer to the code in the function CLLLC_HAL_setupSynchronousRectificationAction(), which is the HAL file for the solution, see Section 5.1.2.

The global link mechanism on the Type-4 PWM is used to reduce the number of cycles needed to update the registers and enables high-frequency operation. For example, the following code in the CLLLC_HAL_setupPWM() function links the TBPRD registers for all the PWM Legs. Using this linkage, a single write to the PRIM_LEG1 TBPRD register will write the value to PRIM_LEF2, SEC_LEG1, and SEC_LEG2.

```
EPWM_setupEPWMLinks(CLLLC_PRIM_LEG2_PWM_BASE,
                    EPWM_LINK_WITH_EPWM_1,
                    EPWM_LINK_TBPRD);
```

```
EPWM_setupEPWMLinks(CLLLC_SEC_LEG1_PWM_BASE,
                    EPWM_LINK_WITH_EPWM_1,
                    EPWM_LINK_TBPRD);
```

```
EPWM_setupEPWMLinks(CLLLC_SEC_LEG2_PWM_BASE,
                    EPWM_LINK_WITH_EPWM_1,
                    EPWM_LINK_TBPRD);
```

High-resolution PWM relies on carrying forward remainder calculation from the previous cycle into the next; hence, a periodic sync should not be used between the primary and secondary side PWMs to maintain the phase relation. Whenever a frequency change or duty change is detected, a one-time sync is issued using a fast interrupt service routine (ISR1, see Section 5.1.2.2).




Figure 2-14. PWM Scheme Used on CLLLC Design With Active Synchronous Rectification with Power Flow Primary to Secondary

Similarly for the reverse power flow direction, the PWM configuration used is shown in [Figure 2-15](#)






Figure 2-15. PWM Scheme Used on CLLLC Design With Active Synchronous Rectification with Power Flow Secondary to Primary

3 Totem Pole PFC System Description


WARNING



Do not leave the device powered when unattended.



High voltage! There are accessible high voltages present on the board. Electric shock is possible. The board operates at voltages and currents that may cause shock, fire, or injury if not properly handled. Use the equipment with necessary caution and appropriate safeguards to avoid injury or damage to property. For safety, use of isolated equipment with overvoltage and overcurrent is highly recommended. TI considers it the user's responsibility to confirm that the voltages and isolation requirements are identified and understood before energizing the board or simulation. When energized, do not touch the design or components connected to the design.



Hot surface! Contact may cause burns. Do not touch! Some components may reach high temperatures > 55°C when the board is powered on. The user must not touch the board at any point during operation or immediately after operating, as high temperatures may be present.

3.1 Benefits of Totem-Pole Bridgeless PFC

All plug-in hybrid electric vehicles (PHEVs) require an onboard charger (OBC) between the power grid and the high-voltage battery pack located inside the vehicle. Implementing a power factor correction (PFC) converter is mandatory to connect directly to the power grid for AC/DC power conversion and maximize the real power that flows to the downstream DC/DC converters.

Conventional PFC converters implement a passive diode bridge for rectification, which is now known as a passive PFC technique. The advantages of such a scheme are: simple design, reliability, slow-system control loop, and low cost. However, the disadvantages are also very obvious: the passive components are heavy with a low-power factor and generate significant power losses, which results in bulky heat sinks and a lot of heat dissipation. Further investigation into the matter shows that an input bridge consumes approximately 2% of the input power at the low line of a wide mains application. If the designer can suppress one of the series diodes, then they can save 1% of the input power, which allows the efficiency to rise from 94% to 95% (Turchi; Dalal; Wang; Lenck 2014). Due to previously-mentioned drawbacks, the power rating of bridged traditional PFCs is limited under hundreds of watts, especially in a hybrid-electric vehicle (HEV) or electric vehicle (EV) where reduced space and weight are the key design parameters.

As a result, the trend continues to move toward a bridgeless architecture with the elimination of the traditional diode bridge. The OBC is based on a silicon power device and has limitations such as low efficiency, low power density, and high weight. With the advantages of the SiC MOSFET, the designer can greatly improve these limitations by utilizing the superior performance of fast switching, low reverse recovery charge, and a low $R_{DS(ON)}$.

Figure 3-1 shows the basic structure of the totem-pole bridgeless PFC boost rectifier. The component consists of a boost inductor, two high-frequency boost GaN or SiC switches (Labeled SiC₁ and SiC₂ in the diagram below), and two components for conducting current at the line frequency. The line frequency components can be two slow diodes, as Figure 3-1 shows. Side (A) shows two silicon diodes (D₁ and D₂). Side (B) shows that the use of Si₁ and Si₂ further increases the efficiency.




Figure 3-1. Totem-Pole Bridgeless PFC Boost Converter Topology: (A) Diode for Line Rectification (B) MOSFET for Line Rectification

The inherent issue in the totem-pole PFC is the operation mode transition at the AC voltage zero-crossing. When the AC input changes from the positive half line to the negative half line at the zero-crossing, the duty ratio of the low-side high-frequency switch SiC₂ changes from 100% to 0%, and the duty cycle of SiC₁ changes from 0% to 100%. Because of the slow reverse recovery of the high-side diode (or body diode of the MOSFET), the voltage at the cathode of D₂ cannot jump from ground to DC+ voltage instantly (this causes a large current spike). Because of this issue, the designer cannot use an Si MOSFET in a continuous-conduction mode (CCM) totem-pole PFC. Therefore SiC₁ and SiC₂ must be either gallium nitride (GaN) or SiC MOSFET field-effect transistors (FETs), which have a low reverse recovery, for TIDM-02013 we have chosen GaN FETs.

The biggest advantage of the totem-pole PFC is the reduced power losses in the conduction path. [Table 3-1](#) shows the device comparison between a conventional PFC and a totem-pole PFC.

Table 3-1. Device Comparison of Conventional Bridged PFC and Totem-Pole Bridgeless PFC

PARAMETER	LOW-FREQUENCY DIODES	HIGH-FREQUENCY DIODES	HIGH-FREQUENCY SWITCHES	CONDUCTION PATHS
Conventional bridged PFC	Four	One	One	Two low-speed diodes + one switch or (two low-speed diodes + one high-speed diode)
Totem-pole bridgeless PFC	Two	Zero	Two	One high-speed GaN switch + one low-speed Si (or SiC) MOSFET

The following list summarizes the benefits of the totem-pole PFC:

- Although the conventional PFC boost converter is the most popular topology, its efficiency suffers from the conduction losses of the front-end diode bridge rectifier and it is not bidirectional. A totem-pole PFC is inherently capable of bidirectional operation.
- Bridgeless PFC boost converters greatly reduce the number of diodes, increase the power density, and increase the efficiency.
- This PFC is superior in terms of: high efficiency, small common mode noise, small AC current ripple, small reverse recovery current, and fewer components.
- The low reverse recovery charge of the GaN body diode and the low turn on resistance of the GaN FET make the converter an efficient and cost-effective solution for bidirectional onboard chargers.

3.2 Totem-Pole Bridgeless PFC Operation

The totem-pole PFC operates in the positive and negative cycles of the AC mains input, respectively, and determines the current flow depending on how the high frequency GaN MOSFETs are switched (see [Figure 3-2](#) and [Figure 3-3](#), respectively).

The high-frequency GaN MOSFETs together with the inductor create a synchronous mode boost converter. During the positive half cycle, S_2 is the boost switch which is driven with duty cycle D and S_1 is driven with a complementary pulse-width modulation (PWM) signal $(1-D)$. [Figure 3-2 \(A\)](#) shows the direction in which the current flows. Similarly, during the period when S_2 is switched with $1-D$, S_1 is switched with D ; [Figure 3-2 \(B\)](#) shows the direction in which the current flows. Note that, during this cycle, S_{D2} conducts continuously.

During the negative half cycle, the operation is similar except that the role of the high-side- and low-side, high-frequency switches are swapped. [Figure 3-3](#) shows the direction in which the current flows. Note that, during this cycle, S_{D1} conducts continuously.




Figure 3-2. Totem-Pole Bridgeless PFC Operation During Positive Half Cycle: (A) While S_2 is Switched ON (B) While S_2 is Switched OFF




Figure 3-3. Totem-Pole Bridgeless PFC Operation During Negative Half Cycle: (A) While S_1 is Switched ON (B) While S_1 is Switched OFF

This reference design uses GaN FETs (LMG3522R030-Q1) and TI's C2000™ Piccolo™ (TMS320F280039C) high-performance MCU. The high-frequency GaN FETs operate at a 120-kHz switching frequency and the pair of Si MOSFETs operate at the line frequency (approximately 45 Hz to 60 Hz). Thus the conduction path includes one GaN switch and one low-frequency Si switch with significantly-reduced conduction losses. The use of two-channel interleaving to reduce conduction loss and input current ripple. Test results demonstrate a high efficiency above 98.5%.

3.3 Key System Specifications

[Table 3-2](#) lists the key system specifications of this design.

Table 3-2. TIDA-02013 PFC Key System Specifications

PARAMETER	SPECIFICATIONS
Input	<ul style="list-style-type: none"> Single phase Voltage: $\approx 90\text{-V AC}_{\text{RMS}}$ to $264\text{-V AC}_{\text{RMS}}$ AC line frequency range: 50Hz to 60 Hz Input current: $32\text{ A}_{\text{RMS_MAX}}$ at 240 V, $32\text{ A}_{\text{RMS_MAX}}$ at 120 V Power factor: ≥ 0.99
Output	<ul style="list-style-type: none"> PFC output: $\approx 400\text{ V}$ Typical Maximum output power: 7.4kW at $\approx 400\text{ V}$ Peak efficiency: 98.5%
Performance	<ul style="list-style-type: none"> PFC stage for high-voltage li-ion battery OBC Switching frequency: 120 kHz Isolation: Reinforced Input AC sensing PFC output voltage sensing
Protection	<ul style="list-style-type: none"> Overtemperature protection Short-circuit protection Overcurrent protection Undervoltage protection Overvoltage protection at

3.4 System Overview

3.4.1 Block Diagram

Figure 3-4 shows the system block diagram of the TIDM-02013 reference design, which includes the following elements.

- Power switches G1-G4 are high-frequency GaN MOSFETs, for which there is a 180° phase shift between each half bridge leg. G5 and G6 forms a low-frequency (40- to 60-Hz) synchronous rectifier bridge which virtually has no switching loss; a low conduction loss feature is desirable for these two devices.
- TMS320F280039C C2000 real-time microcontroller functions as the controller, which has all the voltage and current sensor inputs and generates the correct PWM signals for G1-G6. The controller also reads any fault signal from the gate driver boards and shuts down the system if a fault occurs. The reset function is used during start-up or when a fault clears.
- Hall sensors are used to sense the total input current and current for each channel. Voltage dividers are used to sense the input line and neutral voltages as well as output DC bus voltages.




Figure 3-4. TIDM-02013 PFC Block Diagram

3.5 System Design Theory

3.5.1 PWM

Figure 3-5 shows a simplified diagram of a single phase of the interleaved TTPL PFC topology. To control this rectifier, the duty cycle is controlled to regulate the voltage directly. This regulation is possible if the software variable Duty, or D , is set so that when it is equal to 1, Q3 is always ON, and the setting makes the voltage V_{xIN} equal to the V_{bus} voltage. When Duty is set to 0, Q3 never turns on, and Q4 is always connected to DC bus negative, which makes the voltage go to 0.




Figure 3-5. Single-Phase Diagram of TTPL PFC

3.5.2 Current Loop Model

To understand the current loop model, first look at the inductor current closely. In Figure 3-5, the duty cycle (D) is provided to the PWM modulator, which is connected to the switch Q3 and Q4. From here, Equation 6 is written as:

$$V_{xiN} = D \times V_{bus} \quad (6)$$

Note

When D is set to 1, Q3 is on all of the time, and when D is 0, Q3 is off all of the time.

To modulate the current through the inductor, the voltage V_{xiN} is regulated using the duty cycle control of Q3 and Q4 switches. It is assumed that the direction of current is positive in the direction from the AC line into the rectifier and that the grid is fairly stiff when using the DC bus feedforward and the AC voltage feedforward. [Figure 3-6](#) shows the simplified current loop, and the current loop plant model is written as [Equation 7](#).

$$H_{p_i} = \frac{i_{Li}^*}{D} = \frac{1}{K_{v_gain}} \times K_{i_gain} \times G_d \times \frac{1}{Z_i} \quad (7)$$

where,

- K_{v_gain} is the inverse of maximum bus voltage sensed, $\frac{1}{V_{busMaxSense}}$
- K_{i_gain} is the inverse of maximum AC current sensed, $\frac{1}{I_{AC_MaxSense}}$
- K_{i_fltr} is the response of the RC filter connected from the current sensor to the ADC pin
- G_d is the digital delay associated with the PWM update and digital control is the current command
- i_{Li}^* is the current command




Figure 3-6. Current Loop Control Model

Note

The negative sign on the reference is used because the current loop is thought to be regulating the voltage, V_{xiN} . To increase the current, V_{xiN} must be reduced—hence, the opposite sign for reference and feedback in [Figure 3-6](#).

This current loop model is then used to design the current compensator. A simple proportional integral controller is used for the current loop.

In the case of two interleaved phases, the current is simply two times more as the same duty cycle is provided to each leg. Hence, the plant model is given as [Equation 8](#).

$$H_{p_i} = \frac{i_{Li}^*}{D} = 2 \times \frac{1}{K_{v_gain}} \times K_{i_gain} \times K_{i_fltr} \times G_d \times \frac{1}{Z_i} \quad (8)$$

3.5.3 DC Bus Regulation Loop

The DC bus regulation loop is assumed to provide the power reference. The power reference is then divided by the square of the line voltage's RMS to provide the conductance, which is further multiplied by the line voltage giving the instantaneous current command.

Small signal model of the DC bus regulation loop is developed by linearizing Equation 9 around the operating point.

$$\hat{i}_{DC} V_{bus} = \eta V_{Nrms} \hat{i}_{Nrms} \rightarrow \hat{i}_{DC} = \eta \frac{\bar{V}_{Nrms}}{V_{bus}} \hat{i}_{Li} \quad (9)$$

For a resistive load, the bus voltage and current are related as shown in Equation 10:

$$\hat{V}_{bus} = \frac{R_L}{1 + sR_L C_o} \hat{i}_{DC} \quad (10)$$

The DC voltage regulation loop control model can be drawn as shown in Figure 3-7. An additional V_{bus} feed forward is applied to make the control loop independent of the bus voltage. Therefore, the plant model for the bus control can be written as in Equation 11:

$$H_{p_bus} = H_{load} * \eta * \frac{1}{K_{i_gain}} * K_{v_gain} * K_{v_fltr} * \left(\frac{K_{v_gain}}{K_{vac_gain}} \right) \quad (11)$$




Figure 3-7. DC Voltage Loop Control Model

Using Figure 3-7, a proportional integrator (PI) compensator is designed for the voltage loop. The bandwidth of this loop is kept low as it is in conflict with the THD under steady state.

3.5.4 Soft Start Around Zero-Crossing for Eliminating or Reducing Current Spike

Zero-crossing current spikes present a challenging issue for TTPL PFC topologies. This issue is solved by implementing a soft-start scheme with a state machine to turn on and off switches in a particular sequence.




Figure 3-8. PWM Sequence With Soft Starting to Reduce Current Spike at Zero-Crossing

Figure 3-8 shows the switching sequence when the AC wave goes from negative to positive. During the negative half, Q1 is ON, Q3 is the active FET, and Q4 is the sync FET. During this time, the voltage across Q2 is the DC bus voltage. When the AC cycle changes, Q2 must be on 100% or close to 100%. If Q2 is turned ON immediately, a substantial positive spike results. Therefore, a soft-start sequence is used to turn Q4 ON as shown in Figure 3-8. The tuning of this soft start depends on the inductance value and other power stage parameters such as device C_{OSS} .

Another reason for a negative current spike around zero-crossing is the relatively low AC voltage around the zero-crossing. When Q3 is turned ON, though the duty cycle is low, a high-voltage difference is applied and can result in a high negative current spike. Therefore, a sufficient delay is applied before Q3 starts switching back again.

Similarly, Q2 is turned on after some delay after the soft start has started.

3.5.5 Current Calculation

Select the input fuse, filter current ratings based on the max input current, which Equation 12 calculates as:

$$I_{inrms} = \frac{P_{out_max}}{\eta \cdot V_{inrms} \cdot PF} = 28.2 \text{ A} \quad (12)$$

where,

- P_{OUT_MAX} is the maximum output power 6.6 kW
- η is the efficiency (assumed as 98.6%)
- V_{IN_RMS} is the input voltage RMS value (240 V)
- PF is the power factor (assumed as 0.99)

3.5.6 Inductor Calculation

The inductor plays important role in affecting system efficiency, current ripple, and overall size. It is always a balance between the efficiency and the power density. The inductance value is calculated based on the input voltage, output voltage, and worst case ripple.

The duty cycle is calculated as:

$$D = 1 - \frac{V_{in}}{V_{out}} \quad (13)$$

Calculation of the current ripple into inductor can be distinguished into three periods:

$$I_{ripple} = \left(\frac{V_{in}}{L} - 2 \times \frac{V_{out} - V_{in}}{L} \right) \times D \times T_s \quad \leftarrow \text{For } D \leq 1/3 \quad (14)$$

$$I_{ripple} = \left(\frac{2 \times V_{in}}{L} - \frac{V_{out} - V_{in}}{L} \right) \times \left(D - \frac{1}{3} \right) \times T_s \quad \leftarrow \text{For } 1/3 < D < 2/3 \quad (15)$$

$$I_{ripple} = \left(\frac{3 \times V_{in}}{L} \right) \times \left(D - \frac{2}{3} \right) \times T_s \quad \leftarrow \text{For } D \geq 2/3 \quad (16)$$

In the worst cases, the equation becomes:

$$I_{ripple} = \frac{V_{out} \times T_s}{12 \times L} \quad (17)$$

This design targets at achieving 10% current ripple at maximum input power and maximum AC current:

$$I_{ripple} < 10\% \times \frac{\sqrt{2} \times P_{out_max}}{V_{in_max} \times \eta} \quad (18)$$

where,

- P_{out_max} is the maximum output power
- η is the efficiency
- V_{in_max} is the maximum input voltage

As a result, the inductance is calculated as 126 μ H at 12 A RMS current.

3.5.7 Output Capacitor Calculation

Due to the input double-line frequency ripple on the DC link capacitor, its capacitance is mainly determined by the output voltage ripple, as calculated in [Equation 19](#):

$$C_{out(min)} \geq \frac{P_{out}/V_{out}}{4 \cdot \pi \cdot f_{line_min} \cdot V_{ripple_max}} = 860\mu F \quad (19)$$

where,

- P_{OUT} is the output power
- V_{OUT} is the output voltage
- f_{LINE_MIN} is the minimum line frequency
- V_{RIPPLE} is the output ripple

The actual capacitor used is 1410 μ F(3 x 470uF).

3.5.8 Current and Voltage Sense

The Hall-effect sensor ACS733KLATR-40AB-T is used for the total input current sensing, as Figure 3-10 shows. The OPA320-based amplifier circuit tunes the low output voltage of the sensor to a higher level and sends this voltage to the controller ADC pin. The ACS733KLATR-40AB-T device senses each individual interleaved phase's current which allows phase current balancing.




Figure 3-9. Hall Effect Sensor Signal Conditioning Circuit

The output voltage from the signal conditioning circuit is scaled to match the ADC range using the circuit as shown in Figure 3-9. The voltage is calculated as:

$$I_{out} = \frac{R_f}{R_e} \left(I_{inv} \times \frac{V_{nominal}}{I_{nominal_max}} + V_{offset} \right) \quad (20)$$




Figure 3-10. Schematic of Current Sensing

The input AC voltage is sensed differentially by sensing the line, and the neutral inputs refer to the control ground separately with two voltage dividers, as [Figure 3-11](#) shows. The control ground is the DC link negative terminal; therefore, a single voltage divider can be used to sense the DC bus voltage. An RC filter filters the signals before connecting to the controller. A common RC filter is used for all the sensing signals on this design.




Figure 3-11. Schematic of Voltage Dividers for AC Input Voltage Sense

4 Highlighted Products

4.1 C2000 MCU TMS320F28003x

C2000™ 32-bit microcontrollers are optimized for processing, sensing, and actuation to improve closed-loop performance in **real-time control applications** such as **industrial motor drives**; **solar inverters and digital power**; **electrical vehicles and transportation**; **motor control**; and **sensing and signal processing**.

The TMS320F28003x (F28003x) is a powerful 32-bit floating-point microcontroller unit (MCU) that lets designers incorporate crucial control peripherals, differentiated analog, and nonvolatile memory on a single device.

The CLA allows significant offloading of common tasks from the main C28x CPU. The CLA is an independent 32-bit floating-point math accelerator that executes in parallel with the CPU. Additionally, the CLA has its own dedicated memory resources and it can directly access the key peripherals that are required in a typical control system. Support of a subset of ANSI C is standard, as are key features like hardware breakpoints and hardware task-switching.

High-performance analog blocks are integrated on the F28003x MCU to further enable system consolidation. Three separate 12-bit ADCs provide precise and efficient management of multiple analog signals, which ultimately boosts system throughput. Four analog comparator modules provide continuous monitoring of input voltage levels for trip conditions.

The TMS320C2000™ devices contain industry-leading control peripherals with frequency-independent Enhanced Pulse Width Modulator/High-Resolution Pulse Width Modulator (ePWM/HRPWM) and Enhanced Capture (eCAP) module allow for a best-in-class level of control to the system. The built-in Sigma-Delta Filter Module (SDFM) allows for seamless integration of an oversampling sigma-delta modulator across an isolation barrier.

Connectivity is supported through various industry-standard communication ports [such as Serial Peripheral Interface (SPI); Serial Communication Interface (SCI); Inter-integrated Circuit (I2C); and Controller Area Network (CAN)] and offers multiple multiplexing options for optimal signal placement in a variety of applications. New to the C2000™ platform is the fully compliant Power-Management Bus (PMBus). Additionally, in an industry first, the Fast Serial Interface (FSI) enables high-speed, robust communication to complement the rich set of peripherals that are embedded in the device.

A specially enabled device variant, TMS320F28003xC, allows access to the Configurable Logic Block (CLB) for additional interfacing features. See the Device Comparison table in the [TMS320F28003x microcontrollers data manual](#) for more information.

The Embedded Real-Time Analysis and Diagnostic (ERAD) module enhances the debug and system analysis capabilities of the device by providing additional hardware breakpoints and counters for profiling.

Following is the subset of features of the C2000 MCU that are highlighted on this design to enable control of high-frequency CLLC topology:

1. **High-resolution PWM:** With picosecond resolutions possible, the ePWM module on the C2000 MCU can generate high-frequency PWM with accuracy. With the Type-4 PWM high-resolution period control, high-resolution duty control, high-resolution dead-band control, along with high-resolution phase shift control, is possible. This enables generation of balanced pulses for the resonant tank excitation and is an enabling feature for high-frequency power converters.
2. **Comparator Subsystem (CMPSS)** with ePWM for active synchronous rectification: Active synchronous rectification enables higher efficiency and for high-frequency resonant converters that operate both below and above the resonant point, it is a necessary feature for the topology. The C2000 MCUs' integrated CMPSS enables generation of the active synchronous rectification pulses by using the integrated comparators and the integrated Digital-to-Analog Converters (DACs). (See [Section 2.2.2.4](#).)
3. **Blanking window:** Due to noise, which is unavoidable in switching converters, the blanking window feature is used to suppress the CMPSS output during noisy switching events. This blanking window is provided by the ePWM time base and can be applied at different times during the PWM cycle. (See [Section 2.2.3](#).)
4. **X-Bar:** Multiple trip sources are possible in a power converter. The X-bar enables combining different trip actions from either different CMPSS or from GPIO to generate trip behavior desired in the ePWM without need of external logic.
5. **Control Law Accelerator (CLA)** enables integration of control of multiple topologies on a single controller. The software provided with this design provides the option to run the control loop on the CLA or the C28x.

6. **Global Link feature in PWM module** enables update to multiple PWMs through a single write, which reduces the CPU burden and enables higher-frequency converters to be controlled easily.

4.2 LMG352xR30-Q1

The LMG352xR030-Q1 is an automotive qualified 650-V 30-m Ω GaN FET with integrated driver, protection and temperature reporting. The integrated driver enables switching speed up to 150 V/ns. TI's integrated precision gate bias results in higher switching SOA compared to discrete external gate drivers. This integration, combined with a low-inductance package, delivers clean switching and minimal ringing in hard-switching power supply topologies. Other features, including adjustable gate drive strength for EMI control, overtemperature, and robust overcurrent protection with fault indication, provide optimized BOM cost, board size, and footprint. Advanced power management features include digital temperature reporting; the temperature of the GaN FET is reported through a variable duty cycle PWM output, which enables the system to optimally manage loading.

4.3 UCC21222-Q1

The UCC21222 device is an isolated dual channel gate driver with programmable dead time. It is designed with 4-A peak-source and 6-A peak-sink current to drive power MOSFET, IGBT, and GaN transistors.

The UCC21222 device can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver. 5ns delay matching performance allows two outputs to be paralleled, doubling the drive strength for heavy load conditions without risk of internal shoot-through.

The input side is isolated from the two output drivers by a 3.0-kV_{RMS} isolation barrier, with a minimum of 100-V/ns common-mode transient immunity (CMTI).

Resistor programmable dead time gives the capability to adjust dead time for system constraints to improve efficiency and prevent output overlap. Other protection features include: Disable feature to shut down both outputs simultaneously when DIS is set high, integrated deglitch filter that rejects input transients shorter than 5-ns, and negative voltage handling for up to -2-V spikes for 200-ns on input and output pins. All supplies have UVLO protection.

4.4 AMC3330-Q1

The AMC3330 is a precision, isolated amplifier with a fully integrated, isolated DC/DC converter that allows single-supply operation from the low-side of the device. The reinforced capacitive isolation barrier is certified according to VDE V 0884-11 and UL1577 and separates sections of the system that operate on different common-mode voltage levels and protects low-voltage domains from damage. The input of the AMC3330 is optimized for direct connection to high-impedance, voltage-signal sources such as a resistor-divider network to sense high-voltage signals. The integrated isolated DC/DC converter allows measurement of non-ground-referenced signals and makes the device a unique design for noisy, space-constrained applications.

4.5 AMC3302-Q1

The AMC3302 is a precision, isolated amplifier optimized for shunt-based current measurements. The fully integrated, isolated DC/DC converter allows single-supply operation from the low-side of the device, which makes the device a unique solution for space-constrained applications. The reinforced capacitive isolation barrier is certified according to VDE V 0884-11 and UL1577 and supports a working voltage of up to 1.2 kV_{RMS}. The isolation barrier separates parts of the system that operate on different common-mode voltage levels and protects the low-voltage side from hazardous voltages and damage. The input of the AMC3302 is optimized for direct connection to a low-impedance shunt resistor or another low-impedance voltage source with low signal levels. The excellent DC accuracy and low temperature drift supports accurate current measurements over the extended industrial temperature range from -40°C to +125°C.

5 Hardware, Software, Testing Requirements, and Test Results

5.1 Required Hardware and Software

This section details the hardware and explains the different sections on the board and how to set them up for the experiments as outlined in this design guide.

5.1.1 Hardware Settings

The design follows a High-Speed Edge Card (HSEC) control card concept, and any device for which a HSEC control card is available from the C2000 MCU product family can be potentially used on this design. The key resources used for controlling the power stage on the microcontroller are listed in [Table 5-1](#). [Figure 5-1](#) shows the key power stage and connectors on the reference design. [Table 5-3](#) lists the key connectors and their functions.

1. Make sure no power source is connected to the board.
2. Insert the control card in the J25 slot.
3. Connect a power source (*but do not power up*) for the 12V bias supplies (+12 V, 2 A) at the J15 shown in [Figure 5-1](#).
4. Now, switch the power source on for the bias supply. A green LED on the control card will light up. This indicates the C2000 MCU device is powered. Note: The bias for the microcontroller is separated from the power stage; this enables a safe bring up of the system in this set of instructions.
5. To connect JTAG, use a USB cable from the control card and connect it to a host computer.
6. For operation of the TTPLPFC stage an AC input must be connected to J33 (90V - 264V). For testing a >10kW supply has been used, however a clean and stable lower-rated supply can be used in the case where only low-power tests are being conducted.
7. For stand alone operation of the PFC stage a load may be connected to J37 and J38, alternatively the CLLLC can be used to load the PFC stage.
8. For stand alone operation of the CLLLC stage a DC power supply (400V) may be connected to VBUS at J15. If this is done the TTPLPFC should not be started in software and the AC source described in step 6 above should not be connected.
9. A load should be connected to the secondary side of the CLLLC converter when in use. J7 and J10 can be used to connect such a load.
10. When operating both the PFC and DCDC stages connect an AC supply as in Step 6 above and a load as in step 9 above. No connection to VBUS is needed however a current bleed resistor may be helpful to ensure excess voltage can be quickly bled off after execution of the OBC.
11. Current and voltage probes can be connected to observe the tank current at primary and secondary. Optionally, a power meter can be connected to measure the efficiency.




Figure 5-1. Board Overview

There are 7 bias supply daughter cards required shown in red




Figure 5-2. PMP22712 - bias supplies

There is one Feedback isolation daughter card PMP22773 required indicated in red




Figure 5-3. PMP22773 – Feedback Isolation Daughter Card

Table 5-1. Key Digital Pin Assignments

Signal name	HSEC Pin Number	F28003x peripheral
SYSTEM_ISR_Trigger	-	ECAP1
CLLLC_CONTROL_OUTPUT_DAC_PIN	14	DACA
CLLLC_PRIM_LEG1_H/L	49/ 51	EPWM1 (A/B)
CLLLC_PRIM_LEG2_H/L	53/ 55	EPWM2 (A/B)
CLLLC_SEC_LEG1_H/L	50/ 52	EPWM3 (A/B)
CLLLC_SEC_LEG2_H/L	54/ 56	EPWM4 (A/B)
CLLLC_FAULTn	74	GPIO-23 → INPUTXBAR2
CLLLC_LC_CHANGE	62	GPIO-14
CLLLC_SEC_SIDE_DIAG	80	GPIO-30
TTPLPFC_LOW_FREQ_H/L	57/ 59	EPWM5 (A/B)
TTPLPFC_HIGH_FREQ_PH1_H/L	61/ 63	EPWM6 (A/B)
TTPLPFC_HIGH_FREQ_PH2_H/L	58/ 60	EPWM7 (A/B)
TTPLPFC_FAULTn	72	GPIO-22 → INPUTXBAR1
TTPLPFC_INRUSH_RELAY_CTRL	64	GPIO-15
ERRORSTSn	102	GPIO55
SYSTEM_WATCHDOG_OUT	75	GPIO24
SYSTEM_WATCHDOG_DISABLE	77	GPIO25(Resistor option)
SYSTEM_PMIC_SPI (resv)	79	GPIO26(Resistor option)
SYSTEM_PMIC_SPI (resv)	81	GPIO27(Resistor option)
SYSTEM_DISABLE_FET_SUPPLY	85	GPIO32
SYSTEM_TEMP_MUX_OUT1	91	GPIO41 → ECAP2 → INPUTXBAR3
SYSTEM_TEMP_MUX_OUT2	96	GPIO60 → ECAP3 → INPUTXBAR4
SYSTEM_TEMP_MUX_SEL_1-3	93	GPIO47
	94	GPIO58
	95	GPIO59
SYSTEM_PROFILING1-3	89	GPIO40
	92	GPIO44
	101	GPIO49
FSI_TX_D0	101	GPIO-49/FSITXA_D0
FSI_TX_D1	103	GPIO-50/FSITXA_D1
FSI_TX_CLK	105	GPIO-51/FSITXA_CLK

Table 5-1. Key Digital Pin Assignments (continued)

Signal name	HSEC Pin Number	F28003x peripheral
LED1	82	GPIO-31 → LED1
LED2	86	GPIO-34 → LED2 (SFRA)

This table describes the sampling scheme for the reference design. Across the top each column represents one independent ADC. Each ADC acts entirely independently from the others. Each signal is assigned one or more Start Of Conversions (SOCs). Each SOC represents one independent reading of that channel, for example TTPLPFC_IAC_PH1 is assigned SOC0 and SOC1 within ADCA. This means that this signal will be sampled twice every cycle, once triggered by ePWM6_SOC_A and once triggered by ePWM6_SOC_B. Since this trigger is running at 120kHz this signal is effectively oversampled by a factor of two times during each 120kHz sampling period. Similarly CLLLC_ISEC is oversampled 11 times, and CLLLC_IPRIM is not oversampled. The table also indicates several low-frequency sampled signals which can be seen that these signals use a different SOC signal. Finally since a round robin counter is used to process the SOCs in numeric order the table reads as a timeline from top to bottom in the order of sampling.

Table 5-2. Key Analog Signals

	ADC-A	ADC-B	ADC-C
Highest Priority Signals (120kHz)	TTPLPFC_IAC_PH1 (A2, CMPSS1) SOC0 → ADC_TRIGGER_EPWM6_SOC_A SOC1 → ADC_TRIGGER_EPWM6_SOC_B	TTPLPFC_IAC_PH2 (B12, CMPSS3) SOC0 → ADC_TRIGGER_EPWM6_SOC_A SOC1 → ADC_TRIGGER_EPWM6_SOC_B	TTPLPFC_VAC (C7) SOC0 → ADC_TRIGGER_EPWM6_SOC_A SOC1 → ADC_TRIGGER_EPWM6_SOC_B
	CLLLC_ISEC (A5, CMPSS2) SOC2 → ADC_TRIGGER_EPWM6_SOC_A SOC3 → ADC_TRIGGER_EPWM6_SOC_A SOC4 → ADC_TRIGGER_EPWM6_SOC_A SOC5 → ADC_TRIGGER_EPWM6_SOC_A SOC6 → ADC_TRIGGER_EPWM6_SOC_A SOC7 → ADC_TRIGGER_EPWM6_SOC_A SOC8 → ADC_TRIGGER_EPWM6_SOC_B SOC9 → ADC_TRIGGER_EPWM6_SOC_B SOC10 → ADC_TRIGGER_EPWM6_SOC_B SOC11 → ADC_TRIGGER_EPWM6_SOC_B SOC12 → ADC_TRIGGER_EPWM6_SOC_B	TTPLPFC_VBUS / CLLLC_VBUS (B4) SOC2 → ADC_TRIGGER_EPWM6_SOC_A SOC3 → ADC_TRIGGER_EPWM6_SOC_B SOC4 → ADC_TRIGGER_EPWM7_SOC_A SOC5 → ADC_TRIGGER_EPWM7_SOC_B	CLLLC_VSEC (C11, CMPSS2) SOC2 → ADC_TRIGGER_EPWM6_SOC_A SOC3 → ADC_TRIGGER_EPWM6_SOC_A SOC4 → ADC_TRIGGER_EPWM6_SOC_A SOC5 → ADC_TRIGGER_EPWM6_SOC_A SOC6 → ADC_TRIGGER_EPWM6_SOC_A SOC7 → ADC_TRIGGER_EPWM6_SOC_A SOC8 → ADC_TRIGGER_EPWM6_SOC_A SOC9 → ADC_TRIGGER_EPWM6_SOC_A SOC10 → ADC_TRIGGER_EPWM6_SOC_A SOC11 → ADC_TRIGGER_EPWM6_SOC_A SOC12 → ADC_TRIGGER_EPWM6_SOC_A
	CLLLC_IPRIM (A9, CMPSS2) SOC13 → ADC_TRIGGER_EPWM1_SOC_A		
Low-Frequency Sampling Signals (10kHz)	TTPLPFC_VAC_L (A4) SOC14 → ADC_TRIGGER_CPU1_TINT2	TTPLPFC_VAC_N (B2) SOC10 → ADC_TRIGGER_CPU1_TINT2	TTPLPFC_VBUS2 (C10, CMPSS2) SOC14 → ADC_TRIGGER_CPU1_TINT2
	SYSTEM_TEMP_1 (A11) SOC15 → ADC_TRIGGER_CPU1_TINT2	SYSTEM_VREF_1_65 (B5) SOC11 → ADC_TRIGGER_CPU1_TINT2	CLLLC_VSEC (C11, CMPSS2) VSEC13 → SOC15 → ADC_TRIGGER_CPU1_TINT2

Table 5-2. Key Analog Signals (continued)

	ADC-A	ADC-B	ADC-C
Not Sampled, CMPSS only		CLLLC_IPRIM_TANK (A12/C5, CMPSS2)	CLLLC_ISEC_TANK (C1, CMPSS4)

Table 5-3. Key Connectors and Their Function

CONNECTOR NAME	FUNCTION
J33	AC input
J37/J38	VBUS connection; PFC output, DCDC VPRIM
J7/J10	DCDC output connection; DCDC VSEC
J15	12 V 2 A power supply
J25/J26	HSEC control card connector slot

5.1.1.1 Control Card Settings

Certain settings on the device control card are required to communicate over JTAG and use the isolated UART port. The user must also provide a correct ADC reference voltage. The following are the required settings for revision A of the F280039C control card. The user can also refer to the information sheet located inside C2000Ware at \c2000ware\boards\controlcards\TMDSCNCD280039C or alternatively get it from the [F280039 controlCARD Information Guide](#).

1. S1:A on the control card must be set on both ends to the *ON (Left)* position to enable JTAG connection to the device and UART connection for the SFRA GUI. If this switch is set to *OFF (Right)*, the user cannot use the isolated JTAG built-in on the control card nor can the SFRA GUI communicate to the device.
2. J1:A is the connector for the USB cable that is used to communicate to the device from a host PC on which Code Composer Studio™ Integrated Development Environment (IDE) runs.
3. A 3.3-V reference is desired for the control-loop tuning on this design. Internal reference of the F28003x is used, and for this, the S3 switch must be moved to the top position(that is, pointing to INT).
4. A capacitor is connected between the isolated grounds on the control card, C7:A. It must be removed before connecting HV power.

For best performance RC filter caps are required to be added to several ADC channels. Each of the component designators are clearly marked in the silkscreen and assembly plots can be found in C2000Ware for TMDSCNCD280039C. \c2000ware\boards\controlcards\TMDSCNCD280039C

SIGNAL	CAPACITOR COMPONENT DESIGNATOR	CAPACITOR VALUE
TTPLPFC_VBUS	C46	1 μ F 0603
CLLLC_VSEC	C43	1 μ F 0603
TTPLPFC_VAC	C32	1 μ F 0603
TTPLPFC_IAC_PH1	C31	1 μ F 0603
TTPLPFC_IAC_PH2	C49	1 μ F 0603
CLLLC_ISEC_TANK	C50	560 pF 0603
CLLLC_ISEC	C34	1 μ F 0603

5.1.2 Software

The software of this design is available in the [DigitalPower Software Development Kit \(SDK\) for C2000 MCUs](#) (C2000WARE-DIGITALPOWER-SDK).

5.1.2.1 Opening the Project Inside Code Composer Studio

To start:

1. Install Code Composer Studio from the Code Composer Studio (CCS) Integrated Development Environment (IDE) tools folder. Version 12.0 or above is recommended.
2. Install C2000WARE-DIGITAL-POWER-SDK in one of two ways:

- Through the C2000Ware Digital Power SDK tools folder
 - Go to CCS and under View → Resource Explorer. Under the TI Resource Explorer, go to C2000WARE-DIGITAL-POWER-SDK, and click on the install button.
3. When installation completes, close CCS, and open a new workspace. CCS automatically detects powerSUITE. A restart of CCS may be required for the change to be effective.

Note

powerSUITE is installed with the SDK by default.

The firmware project can now be imported as follows:

The user can also directly import the project, by going inside CCS to Click Project → Import CCS Projects and browsing to the solution folder located at <SDK>/solutions/tidm_02013/f28003x/ccs.

A project spec will appear, clicking on this will create a self-contained folder of the project with all the dependencies inside it.

5.1.2.2 Project Structure




Figure 5-4. Project Structure Overview

The general structure of the project is shown in Figure 5-4. Once the project is imported, the Project Explorer will appear inside CCS as shown in Figure 5-5.

Solution-specific and device-independent files that consist of the core algorithmic code are in <solution>.c/h. For example *TTPLPFC.c* or *CLLLC.h*.

Board-specific and device-specific files are in <solution>_hal.c/h. This file consists of device-specific drivers to run the solution. If the user wants to use a different modulation scheme or a different device, the user is required only to make changes to these files, besides changing the device support files in the project.

The <solution>-main.c file consists of the main framework of the project. This file consists of calls to the board and solution file that help in creating the system framework, along with the interrupt service routines (ISRs) and slow background tasks.

For this design, there are three <solution> monikers *obc_7_4kw*, *clllc*, and *ttplpfc*. Please note that to maintain maximum flexibility we have chosen to keep the CLLLC code base and the TTPLPFC code base as independent

as possible while the *obc_7_4kw* files were added where needed to contain settings independent to the TTPLPFC and CLLLC. This allows the end user to operate each stage independently and incorporate different topologies for either the PFC or DCDC stages easily in their final design if desired.

The `<solution>_settings.h` file contains code configuration settings like which lab to build. While the `<solution>_user_settings.h` contains the board level configurations such as `#defines` for ADC mapping, GPIOs etc.

solution.js files contain a script file which can help populate relevant variables to observer during the execution of each lab. To use these scripts open the scripting console(View - Scripting Console). Paste the contents of the solution.js file into the scripting console and press enter. This will populate the expressions window for debug later.

The solution name is also used as the module name for all the variables and defines used in the solution. Hence, all variables and function calls are prepended by the CLLLC name (for example, `CLLLC_vSecSensed_pu`). This naming convention lets the user combine different solutions while avoiding naming conflicts.




Figure 5-5. Project Explorer View of the CLLLC Project

The OBC project consists of three ISRs (ISR1, ISR2, and ISR3) running on 2 cores, the C28x core and the CLA core. Using an ePWM for the ISR1 trigger, an eCAP for ISR2's trigger, and ADC for ISR3's trigger allows the ISR priority to be controlled entirely by hardware. Table 5-4 shows how each ISR is partitioned and its tasks.

Table 5-4. ISR Partitions and Tasks

ISR	Trigger source	C28x	CLA
ISR1 (120kHz)	ePWM	N/A	Update CLLLC PWM values
ISR2 (120kHz)	eCAP	PFC current loop	CLLLC control code, enable ISR1
ISR3 (10kHz)	ADC	PFC voltage loop, instrumentation	N/A

ISR1 is the fastest and non-nestable ISR reserved for PWM updates and is ran entirely on CLA. ISR1 is triggered by the PRIM_LEG1_PWM_BASE → EPWM_INT_TBCTR_U_CMPC event. In general, this interrupt is disabled by writing a value to CMPC, which is greater than all possible TBPRD register values for PRIM_LEG1_PWM_BASE. This is done through the CLLLC_HAL_setupISR1Trigger function. Following are the defines that are related to this ISR.

```
#define CLLLC_ISR1_PERIPHERAL_TRIG_BASE CLLLC_PRIM_LEG1_PWM_BASE
#define CLLLC_ISR1_TRIG INT_EPWM1
#define CLLLC_ISR1_PIE_GROUP INTERRUPT_ACK_GROUP3
```

```
#define CLLLC_ISR1_TRIG_CLA CLA_TRIGGER_EPWM1INT
```

ISR2 is split across both cores. This allows a simple modular code segregation for the TTPLPFC and CLLLC code. Both the ISR2 ran on the C28x and the ISR2 ran on the CLA are triggered by the same source and operate in tandem. The C28x core run task related to the TTPLPFC while the CLA core runs task related to the CLLLC's execution.

ISR2 is responsible for writing a valid value to trigger ISR1 by a write to CMPC when ISR1 is desired. (Note: The CMPC is not tied to the global load mechanism to enable this. Also, shadow load of CMPC is disabled.) The CMPC value can be adjusted to get the desired timing from the ISR1. Each time ISR1 is enabled, it triggers two times. In the first ISR1, PWM registers are updated and a sync is enabled. In the second ISR1, the PWM sync is disabled and CMPC is set to a value such that ISR1 does not trigger again. For simplicity the software diagrams and structure only show ISR1 that is triggered the first time.

ISR2 is periodically triggered at ISR2_FREQUENCY. A spare CAP module is used to generate the time base and trigger the interrupt. A spare ePWM module is also configured with the same time base and is used to trigger the ADC conversions. ISR2 is responsible for running the control law and calculating the clock ticks required for the PWM. Once the writes to the shadow registers are complete, the ISR2 enables the ISR1 trigger by writing a valid value (that is, one that is less than the current TBPRD register) to the CMPC register. ISR2 has two variants ISR2_primToSecPowerFlow and ISR2_secToPrimPowerFlow, one for the power flow from primary to secondary side and other for secondary to primary. This is done to optimize CPU cycles when controlling power flow in different directions. For simplicity of explanation either of them are just referred to as ISR2 in respective labs. Depending on the timing, the ISR1 may nest ISR2 for the update writes, which are very timing-critical. Following are the defines that are related to this ISR.

```
#define CLLLC_ISR2_ECAPH_BASE ECAP1_BASE
#define CLLLC_ISR2_PWM_BASE EPWM5_BASE
#define CLLLC_ISR2_TRIG INT_ECAPH1
#define CLLLC_ISR2_PIE_GROUP INTERRUPT_ACK_GROUP4
```

```
#define CLLLC_ISR2_TRIG_CLA CLA_TRIGGER_ADCA2
```

ISR3 is ran entirely on the C28x core and is triggered by ADCINT2. ADCINT2 is initiated by a conversion that is started using a CPU timer. It is used to run the TTPLPFC's voltage loop as well as housekeeping functions such

as doing a running average on the currents and voltage signals to remove noise. Even so much as running the slew rate function for commanded references.

```
#define CLLLC_ISR3_TIMEBASE CLLLC_TASKC_CPUTIMER_BASE
#define CLLLC_ISR3_PERIPHERAL_TRIG_BASE ADCC_BASE
#define CLLLC_ISR3_TRIG INT_ADCC2
```

```
#define CLLLC_ISR3_PIE_GROUP INTERRUPT_ACK_GROUP10
```

With this, the interrupts can be nested easily. Figure 5-6 shows the nesting of the three interrupts occurring. The image is taken for the system in open loop and when a period change is initiated through the watch window, hence only one time ISR1 trigger is observed. For a closed-loop system, the period will only have minor changes from one control ISR cycle to the other and hence the ISR1 will be triggered repeatedly.




Figure 5-6. Three-Level Nested ISRs

Additionally, CPU timers are used to trigger slow background tasks (these are not interrupt-driven but polled).

"A" tasks are triggered at TASKA_FREQ, which is 100 Hz. The SFRA GUI must be called at this rate. One task, A1, is executed at this rate.

"B" tasks are triggered at TASKB_FREQ, which is 10 Hz. These are used for some basic LED toggles and state machine items that are not timing-critical. Three tasks—B1, B2, B3—are serviced by this; hence, each has an execution rate of 3.33 Hz.

```
#define TASKA_FREQ 100
#define TASKB_FREQ 10
```

The software of this reference design is organized into labs separated by solution, each with incremental builds (INCR_BUILD). These tests simplify the system bring up and design.

CLLLC Labs

Lab 1: Primary to Secondary Power Flow, Open Loop Check PWM driver, no high power applied to the board. See [Section 5.2.2.1](#)

Lab 2: Primary to Secondary Power Flow, Open Loop Check PWM driver and ADC with protection, resistive load connected on secondary. See [Section 5.2.2.2](#).

Lab 3: Primary to Secondary Power Flow, Closed Voltage Loop Check, with resistive load connected on secondary. See [Section 5.2.2.3](#).

Lab 4: Primary to Secondary Power Flow, Closed Current Loop Check, with resistive load connected on secondary. See [Section 5.2.2.4](#).

Lab 5: Primary to Secondary Power Flow, Closed Current Loop Check, with resistive load connected on secondary in parallel to a voltage source to emulate a battery connection on secondary side. See [Section 5.2.2.5](#).

These defines are in the "settings.h" file, and can be changed directly within that file.

5.2 Testing and Results

5.2.1 Test Setup (Initial)

Hardware test setup is shown in [Figure 5-7](#) to begin testing this design. Detailed hardware setup is described in [Section 5.1.1](#).




Figure 5-7. Hardware Setup to Run Software

5.2.2 CLLLC Test Procedure

5.2.2.1 Lab 1. Primary to Secondary Power Flow, Open Loop Check PWM Driver

This lab option is primarily provided as a focused test just for the PWM from a software perspective so that it can be ran independent of the hardware connections of the reference design. With this lab the user can run the code on a C2000 control card or launchpad just to observe the PWM waveforms.

Steps used to load and run are similar to [Section 5.2.2.2](#).

This lab can be easily skipped and the user can go to Lab 2 directly if no changes to the PWM driver are anticipated. Hence this lab procedure is not documented as it is primarily for PWM driver development and debug purpose.

5.2.2.2 Lab 2. Primary to Secondary Power Flow, Open Loop Check PWM Driver and ADC with Protection, Resistive Load Connected on Secondary

In this build, the board is excited in open-loop fashion with a specified frequency that can be changed through the watch window. The frequency is controlled with the `CLLLC_pwmPeriodRef_pu` variable.

This build verifies the sensing of feedback values from the power stage and also operation of the PWM gate driver, and ensures there are no hardware issues. Additionally, calibration of input and output voltage sensing can be performed in this build. [Figure 5-8](#) shows the software structure for this build.




Figure 5-8. Lab 1 and 2 Software Diagram

5.2.2.2.1 Setting Software Options for Lab 2


1. To get started, open the CCS project, as outlined in [Section 5.1.2.1](#).
2. The following defines are set in the *settings.h* file for this build.

```
#if CLLC_LAB == 2
#define CLLC_CONTROL_RUNNING_ON CLA_CORE
#define CLLC_POWER_FLOW CLLC_POWER_FLOW_PRIM_SEC
#define CLLC_INCR_BUILD CLLC_OPEN_LOOP_BUILD
#define CLLC_TEST_SETUP CLLC_TEST_SETUP_RES_LOAD
#define CLLC_PROTECTION CLLC_PROTECTION_ENABLED

#if CLLC_SFRA_ALLOWED == 1
#define CLLC_SFRA_TYPE CLLC_SFRA_VOLTAGE
#else
#define CLLC_SFRA_TYPE CLLC_SFRA_DISABLED
#endif

#define CLLC_SFRA_AMPLITUDE (float32_t)CLLC_SFRA_INJECTION_AMPLITUDE_LEVEL2
#endif
```


5.2.2.2.2 Building and Loading the Project and Setting up Debug Environment


1. Right-click on the project name and click *Rebuild Project*.
2. The project will build successfully.
3. In the Project Explorer, make sure the correct target configuration file is set as Active under targetConfigs (see [Figure 5-5](#)).
4. Then, click *Run* → *Debug* to launch a debugging session. In case of dual-CPU devices, a window might appear for the user to select the CPU on which the debug is to be performed. In this case, select *CPU1*.
5. The project will then load on the device and the CCS debug view will become active. The code will halt at the start of the main routine.
6. To add the variables in the watch/expressions window, click *View* → *Scripting Console* to open the scripting console dialog box. On the upper right corner of this console, click on *open* and then browse to the *setupdebugenv_lab2and7.js* script file located inside the project folder. This will populate the watch window with the appropriate variables needed to debug the system.
7. Click the *Continuous Refresh* button  on the watch window to enable continuous update of values from the controller. The watch window appears as shown in [Figure 5-9](#).

Variables Expressions Registers Breakpoints			
Expression	Type	Value	Address
CLLLC_buildLevel.CLLLC_BuildLevel_Enum	enum <unnamed>	openLoopCheck	0x0000805E@Data
CLLLC_pwmSwState.CLLLC_PwmSwState_Enum	enum <unnamed>	pwmSwState_primPWMActive_SecPWMActiveSynchRectification	0x00008058@Data
CLLLC_powerFlowState.CLLLC_PowerFlowState_Enum	enum <unnamed>	powerFlow_BatteryCharging	0x00008060@Data
CLLLC_tripFlag.CLLLC_TripFlag_Enum	enum <unnamed>	noTrip	0x0000805C@Data
CLLLC_clearTrip	long	0	0x00008050@Data
CLLLC_vPrimSensed_Volts	float	0.149676159	0x00008076@Data
CLLLC_iPrimSensed_Amps	float	0.051383622	0x0000804C@Data
CLLLC_vSecSensed_Volts	float	0.450056016	0x00008020@Data
CLLLC_iSecSensed_Amps	float	0.0225450285	0x0000801C@Data
CLLLC_pwmPeriodRef_pu	float	0.599041522	0x00008040@Data
CLLLC_pwmPhaseShiftPrimSecRef_ns	float	81.0	0x00008032@Data
CLLLC_pwmDeadBandREDPrimRef_ns	float	102.300003	0x0000807E@Data
CLLLC_pwmDeadBandFEDPrimRef_ns	float	102.599998	0x00008086@Data
CLLLC_pwmFrequency_Hz	float	500800.0	0x0000803C@Data
EPwm1Regs.TBPRD	unsigned int	99	0x00004063@Data
EPwm2Regs.TBPRD	unsigned int	99	0x00004163@Data
EPwm3Regs.TBPRD	unsigned int	99	0x00004263@Data
EPwm4Regs.TBPRD	unsigned int	99	0x00004363@Data
EPwm1Regs.TZFLG	union TZFLG_REG	{all=4,bit={INT=0,CBC=0,OST=1,DCAEVT1=0,DCAEVT2=0...}}	0x00004093@Data
Add new expression			

Figure 5-9. Lab 2 Expression Window


5.2.2.2.3 Using Real-time Emulation

Real-time emulation is a special emulation feature that allows windows within Code Composer Studio to be updated *while the MCU is running*. This allows graphs and watch views to update, but also allows the user to change values in watch or memory windows, and see the effect of these changes in the system without halting the processor.

1. Enable real-time mode by hovering your mouse on the buttons on the horizontal toolbar and clicking the  button.

Enable Silicon Real-time Mode (service critical interrupts when halted, allow debugger accesses while running)
2. A message box *might* appear. If so, select *YES* to enable debug events. This will set bit 1 (DGBM bit) of status register 1 (ST1) to a 0. DGBM is the debug enable mask bit. When the DGBM bit is set to 0, memory and register values can be passed to the host processor for updating the debugger windows.

5.2.2.2.4 Running the Code

1. Run the project by clicking .
2. Now, clear the trip by writing 1 to the CLLLC_clearTrip variable.
3. In the watch view, check if the CLLLC_vPrimSensed_Volts, CLLLC_iPrimSensed_Amps, CLLLC_vSecSensed_Volts, and CLLLC_iSecSensed_Amps variables are updating periodically. (Note: As no power is applied right now, these will be close to zero.)
4. Now, slowly increase the input VPRIM DC voltage from 0 V to 400 V. Make sure CLLLC_vPrimSensed_Volts displays the correct values.
5. By default, the CLLLC_pwmPeriodRef_pu variable is set to 0.599, as shown in Figure 5-10, which is 500.8 kHz. This is close to the series resonant frequency of the converter; however, due to variation in the components on the actual hardware, it can be lower or higher than the series resonant frequency. For example, in Figure 5-11, we see frequency slightly lower than series resonant frequency.
6. The VSEC variable will show a voltage of close to 300 V per the tank gain designed. Verify that CLLLC_vSecSensed_Volts shows the correct voltage. This verifies the voltage sensing on the board.

Expression	Type	Value	Address
CLLLC_buildLevel.CLLLC_BuildLevel_Enum	enum <unnamed>	openLoopCheck	0x0000805E@Data
CLLLC_pwmSwState.CLLLC_PwmSwState_Enum	enum <unnamed>	pwmSwState_primPwmActive_SecPwmActiveSynchRectification	0x00008058@Data
CLLLC_powerFlowState.CLLLC_PowerFlowState_Enum	enum <unnamed>	powerFlow_BatteryCharging	0x00008060@Data
CLLLC_tripFlag.CLLLC_TripFlag_Enum	enum <unnamed>	noTrip	0x0000805C@Data
CLLLC_clearTrip	long	0	0x00008050@Data
CLLLC_vPrimSensed_Volts	float	403.606567	0x00008076@Data
CLLLC_iPrimSensed_Amps	float	4.82742071	0x0000804C@Data
CLLLC_vSecSensed_Volts	float	296.258301	0x00008020@Data
CLLLC_iSecSensed_Amps	float	6.27206373	0x0000801C@Data
CLLLC_pwmPeriodRef_pu	float	0.599041522	0x00008040@Data
CLLLC_pwmPhaseShiftPrimSecRef_ns	float	81.0	0x00008032@Data
CLLLC_pwmDeadBandREDPrimRef_ns	float	102.300003	0x0000807E@Data
CLLLC_pwmDeadBandFEDPrimRef_ns	float	102.599998	0x00008086@Data
CLLLC_pwmFrequency_Hz	float	500800.0	0x0000803C@Data
EPwm1Regs.TBPRD	unsigned int	99	0x00004063@Data
EPwm2Regs.TBPRD	unsigned int	99	0x00004163@Data
EPwm3Regs.TBPRD	unsigned int	99	0x00004263@Data
EPwm4Regs.TBPRD	unsigned int	99	0x00004363@Data
EPwm1Regs.TZFLG	union TZFLG_REG	{all=0,bit={INT=0,CBC=0,OST=0,DCAEVT1=0,DCAEVT2=0...}}	0x00004093@Data

Figure 5-10. Lab 2 Expression Window, at Resonance

1. With the load specified in the test conditions, the current from the PRIM and SEC side will be close to 4.8 A for CLLLC_iPrimSensed_Amps, and 6.8 A for CLLLC_iSecSensed_Amps.




Figure 5-11. Lab 2, Primary (ch2) and Secondary (ch3) Currents at Resonance

- Next, to see operation under different frequencies (that is, above resonance, below resonance), change the `CLLLC_pwmPeriodRef_pu` variable to be 0.47 which will correspond to a frequency of 639 kHz. The waveform under this condition is shown in Figure 5-12.




Figure 5-12. Lab 2, Primary (ch2) and Secondary (ch3) Currents Above Series Resonance Frequency

- Next, test behavior with lower than series resonant frequency by entering 0.8 as the `CLLLC_pwmPeriodRef_pu`, which will make generate frequency of 374 kHz. In this case, the primary current will become discontinuous and the secondary side duty cycle will modulate to achieve diode emulation shown in Figure 5-13.
- This verifies at a basic level the PWM driver and connection of hardware.




Figure 5-13. Lab 2, Primary (ch2) and Secondary (ch3) Currents Below Series Resonance Frequency

5.2.2.2.5 Measure SFRA Plant for Voltage Loop

- The SFRA is integrated in the software of this build to measure the plant response which can then be used to design a compensator. To run the SFRA, keep the project running, and navigate to `<Install directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfra\gui\SFRA_GUI.exe`
- Select the options for the device on the SFRA GUI; for example, for F280039, select floating point. Click on setup options. In the pop-up window, deselect the *boot-on-connect* option and select an appropriate COM port. Click OK. Return to the SFRA GUI and click *Connect*.
- The SFRA GUI will connect to the device. A SFRA sweep can now be started by clicking *Start Sweep*. The complete SFRA sweep will take a few minutes to finish. Activity can be monitored by seeing the progress bar on the SFRA GUI and also by checking the flashing of blue LED on the back of the control card, which indicates UART activity. Once complete, a graph with the measurement will appear, as shown in Figure 5-14. (Note that the open-loop measurement is not valid in the lab as the loop is not closed. The user must only refer to the plant measurement.)




Figure 5-14. SFRA Open Loop Plot for the Closed Voltage Loop (Vprim 400 V, Vsec 300 V, Power 1.972 kW, Fsw 500 kHz)

The Frequency Response Data is also saved in the project folder, under an SFRA Data Folder, and is time-stamped with the time of the SFRA run. SFRA can be run at different frequency set points to cover the range of operation of the system. A compensator will be designed using these measured plots in the next lab; therefore, remember this time stamp, or rename the *SFRA.csv* file to a convenient name that is easy to identify.

Repeat the analysis at different frequency points, the plant gain will be different at different frequency points, see [Figure 5-15](#) for gain measured at 333kHz and see [Figure 5-16](#) for gain measured at 680kHz. Hence a compensator needs to be chosen that will be stable across the frequency range of the converter. All the runs will be saved in CSV file and can then be imported into compensation designer to check stability across the range of operation.




Figure 5-15. SFRA Open Loop Plot for the Closed Voltage Loop (Vprim 400 V, Vsec 320 V, Power 2.174 kW, Fsw 333 kHz)




Figure 5-16. SFRA Open Loop Plot for the Closed Voltage Loop (Vprim 400 V, Vsec 293 V, Power 1.828 kW, Fsw 680 kHz)

5.2.2.2.6 Verify Active Synchronous Rectification

- Optionally, to verify active synchronous rectification, the user can also probe the PWM signals and see the change in duty cycle. To connect the probe for it, the user must first stop the power stage as outlined below and de-energize all circuits under test.








Figure 5-17. Active Synchronous Rectification Check, ch1 → IPRIM_TANK, ch2 → ISEC_TANK, ch3/ch4 → SEC_LEG1_PWMH/L

- Once finished, reduce the input voltage, VPRIM, to zero. Watch for the voltages in the watch window to reduce down to zero.
- Fully halting the MCU when in real-time mode is a two-step process. First, halt the processor by using the *Halt* button on the toolbar , or by using *Target → Halt*. Then, take the MCU out of real-time mode by clicking on . Finally, reset the MCU .
- Close the CCS debug session by clicking *Terminate Debug Session*  (Target → Terminate all).

5.2.2.2.7 Measure SFRA Plant for Current Loop

- Now, return to the SYSCFG page, and select current in the SFRA options to measure the current loop plant.
- Rebuild the project, and reload the project. Repeat 2 (in [Section 5.2.2.2.1](#)) to [Section 5.2.2.2.7](#) (in [Section 5.2.2.2.5](#)). This time, the SFRA sweep will measure the plant for the current loop. Save this CSV file for use later in the Lab 3. The user can measure this at multiple points to ensure all operating conditions are covered, [Figure 5-18](#) shows the measurement of the current loop plant at 500kHz.







Figure 5-18. SFRA Plant Measurement for the Current Loop at V_{prim} 400 V, V_{sec} 295 V, Switching Frequency at 500 kHz and 1887 W

3. This completes the check for this build, the following items are verified on successful completion of this build:
 - a. Sensing of voltages and currents and scaling to be correct
 - b. Interrupt generation and execution of the build 1 code in ISR1, ISR2, and ISR3
 - c. PWM driver and switching
 - d. Plant measurement for current and voltage loop

If any issue is observed, a careful inspection of the hardware may be required to eliminate any build issues.

4. The controller can now be halted and the debug connection terminated.
5. Fully halting the MCU when in real-time mode is a two-step process. First, halt the processor by using the Halt button on the toolbar , or by using Target → Halt. Then, take the MCU out of real-time mode by clicking on . Finally, reset the MCU .

6. Close the CCS debug session by clicking on Terminate Debug Session  (Target → Terminate all).

5.2.2.3 Lab 3. Primary to Secondary Power Flow, Closed Voltage Loop Check, With Resistive Load Connected on Secondary

In this lab, the voltage loop, G_v , is closed with a resistive load at the output. Figure 5-19 shows the complete software diagram for this build. Hardware is assumed to be set up as shown in Figure 5-7.




Figure 5-19. Software Diagram: Closed Voltage Loop Primary to Secondary Power Flow

5.2.2.3.1 Setting Software Options for Lab 3

1. To run this lab, make sure the hardware is set up as outlined in the previous sections, [Figure 5-7](#). Do not supply any high-voltage power to the board yet.
2. Open "<install Directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfra\gui\CompDesigner.exe"
3. The compensation designer will then launch and prompt the user to select a valid SFRA data file. Import the SFRA data from the run in Lab 1 into the compensation designer to design a two-pole, two-zero compensator. It is good to keep more margins during this iteration of the design to ensure that when the loop is closed, the system is stable. Plant data from different runs of the SFRA can be checked to get a stable system under all conditions, for example two runs at 500kHz and 300kHz with the designed compensator are shown to be stable in [Figure 5-20](#) and [Figure 5-21](#).




Figure 5-20. Compensator Design With SFRA Based Plant Measurement for the Voltage Loop When Resistive Load is Connected at the Output, With Measurement Data at 500kHz




Figure 5-21. Compensator Design With SFRA Based Plant Measurement for the Voltage Loop When Resistive Load is Connected at the Output, With Measurement Data at 333kHz

Note



The tuning is carried out in DF22 fashion; however, we run the DF13 in the software. This is done because soft-starting the DF13 is easier, whereas not possible with the DF22 structure. The coefficients in both cases remain the same. At the writing of this document, the DF12 structure is not available in DCL.

- Once satisfied with the compensator design, The compensator values can be updated in the CLLLC_settings.h file.
- Close the compensation designer
- The following defines are set in the settings.h file for this build..

```
#if CLLLC_LAB == 3 #define CLLLC_CONTROL_RUNNING_ON CLA_CORE #define CLLLC_POWER_FLOW
CLLLC_POWER_FLOW_PRIM_SEC #define CLLLC_INCR_BUILD CLLLC_CLOSED_LOOP_BUILD #define
CLLLC_CONTROL_MODE CLLLC_VOLTAGE_MODE #define CLLLC_TEST_SETUP CLLLC_TEST_SETUP_RES_LOAD
#define CLLLC_PROTECTION CLLLC_PROTECTION_ENABLED #if CLLLC_SFRA_ALLOWED == 1 #define
CLLLC_SFRA_TYPE CLLLC_SFRA_VOLTAGE #else #define CLLLC_SFRA_TYPE CLLLC_SFRA_DISABLED #endif
#define CLLLC_SFRA_AMPLITUDE (float32_t)CLLLC_SFRA_INJECTION_AMPLITUDE_LEVEL1 #endif
```

5.2.2.3.2 Building and Loading the Project and Setting up Debug Environment


- Now, right-click on the project name and click *Rebuild Project*.
- The project will build successfully.
- Click *Run* → *Debug* to launch a debugging session. In case of dual-CPU devices, a window may appear for the user to select the CPU on which the debug is to be performed. In this case, select CPU1.
- The project will then load on the device and the CCS debug view will become active. The code will halt at the start of the main routine.
- To add the variables in the watch/expressions window, click *View* → *Scripting Console* to open the scripting console dialog box. On the upper right corner of this console, click *open* to browse to the *setupdebugenv_lab3.js* script file located inside the project folder. This will populate the watch window with the appropriate variables needed to debug the system.

6. Click the Continuous Refresh button  on the watch window to enable continuous update of values from the controller.
7. Enable real-time mode by hovering your mouse on the buttons on the horizontal toolbar and clicking the 

Enable Silicon Real-time Mode (service critical interrupts when halted, allow debugger accesses while running)

 button.

5.2.2.3.3 Running the Code

1. Run the project by clicking .
2. Now, clear the trip by writing `1` to the `CLLLC_clearTrip` variable. The converter will operate in open loop as the `CLLLC_closeGvLoop` variable is not yet set to `0`. As there is no soft start implemented in the firmware, first soft-start the voltages on the primary and secondary sides manually.
3. In the watch view, check if the `CLLLC_vPrimSensed_Volts`, `CLLLC_iPrimSensed_Amps`, `CLLLC_vSecSensed_Volts`, and `CLLLC_iSecSensed_Amps` variables are updating periodically. (Note: As no power is applied right now, these will be close to zero.)
4. Now, slowly increase the input PRIM DC voltage from 0 V to 400 V to soft-start the converter. Make sure `CLLLC_vPrimSensed_Volts` displays the correct values for VPRIM (that is, close to 400 V).
5. By default, the `CLLLC_pwmPeriodRef_pu` variable is set to 0.599, which is 500.8 kHz. This is close to the series resonant frequency of the converter; however, due to variation in the components on the actual hardware, it can be lower or higher than the series resonant frequency.
6. For the 400-V primary input, with turns ratio being 1.33, the `CLLLC_vSecSensed_Volts` variable will be close to 300 V. Set the `CLLLC_vSecRef_Volts` variable to be 300 V.
7. Now, set the `CLLLC_closeGvLoop` variable to `1`. This will close the voltage loop and the controller will now try to regulate the voltage.
8. Test the closed-loop operation by varying `CLLLC_vSecRef_Volts` from 295 V to 320 V. The user will observe that the `CLLLC_vSecSensed_Volts` will track this command reference. The converter will operate below series resonant, at resonance, and above resonance. Now, change the voltage back to 300 V to run the SFRA.

5.2.2.3.4 Measure SFRA for Closed Voltage Loop

1. The SFRA is integrated in the software of this build to verify that the designed compensator provides enough gain and phase margin by measuring on hardware. To run the SFRA, keep the project running, and navigate to `<Install directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfra\gui\SFRA_GUI.exe`
2. Select the options for the device on the SFRA GUI; for example, for F280039, select floating point. Click on setup connection. In the pop-up window, deselect the boot-on-connect option and select an appropriate COM port. Click Ok. Return to the SFRA GUI and click Connect.
3. The SFRA GUI will connect to the device. A SFRA sweep can now be started by clicking *Start Sweep*. The complete SFRA sweep will take a few minutes to finish. Activity can be monitored by seeing the progress bar on the SFRA GUI and also by checking the flashing of blue LED on the back of the control card, which indicates UART activity. Once complete, a graph with the open loop plot will appear, as shown in [Figure 5-22](#).








Figure 5-22. SFRA Open Loop Plot for the Closed Voltage Loop (Vprim 400 V, Vsec 300 V, Power 1.972 kW, with Resistive Load at the Output)

The Frequency Response Data is also saved in the project folder, under an SFRA Data Folder, and is time-stamped with the time of the SFRA run.

The data matches closely to the designed compensator, but it is reasonable to expect deviations because the measurement in open loop is susceptible to error, due to small signal injection, which can drift the DC point of the converter.

Test the SFRA at different voltages to verify that the system is stable across the operable range.

4. This verifies the voltage loop design.
5. To bring the system to a safe stop, bring the input VPRIM voltage down to zero. Observe the voltages and currents on the watch window go down to zero.
6. Fully halting the MCU when in real-time mode is a two-step process. First, halt the processor by using the Halt button on the toolbar , or by using Target → Halt. Then, take the MCU out of real-time mode by clicking on . Finally, reset the MCU .
7. Close the CCS debug session by clicking on Terminate Debug Session  (Target → Terminate all).

5.2.2.4 Lab 4. Primary to Secondary Power Flow, Closed Current Loop Check, With Resistive Load Connected on Secondary

In this lab, the output current control loop is closed. Figure 5-23 shows the complete software diagram for this build. Hardware is assumed to be set up as shown in Figure 5-7.




Figure 5-23. Lab 4 Control Software Diagram: Closed Current Loop

5.2.2.4.1 Setting Software Options for Lab 4

1. Open <install Directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfr\gui\CompDesigner.exe
2. The compensation designer will then launch and prompt the user to select a valid SFRA data file. Import the SFRA data from the run in Lab 1 for the current loop, into the compensation designer to design a two-pole, two-zero compensator. It is good to keep more margins during this iteration of the design to ensure that when the loop is closed, the system is stable. Plant data from different runs of the SFRA can be checked to get a stable system under all conditions.




Figure 5-24. Compensator Design With SFRA Based Plant Measurement for the Current Loop, Lab 4

Note



The tuning is carried out in DF22 fashion; however, we run the DF13 in the software. This is done because soft-starting the DF13 is easier, whereas not possible with the DF22 structure. The coefficients in both cases remain the same. At the writing of this document, the DF12 structure is not available in DCL.

- Once satisfied with the compensator design, The compensator values can be updated in the CLLLC_settings.h file.
- Close the compensation designer

- The following defines are set in the *settings.h* file for this build.


```
#if CLLLC_LAB == 4 #define CLLLC_CONTROL_RUNNING_ON CLA_CORE #define CLLLC_POWER_FLOW
CLLLC_POWER_FLOW_PRIM_SEC #define CLLLC_INCR_BUILD CLLLC_CLOSED_LOOP_BUILD #define
CLLLC_CONTROL_MODE CLLLC_CURRENT_MODE #define CLLLC_TEST_SETUP CLLLC_TEST_SETUP_RES_LOAD
#define CLLLC_PROTECTION CLLLC_PROTECTION_ENABLED #if CLLLC_SFRA_ALLOWED == 1 #define
CLLLC_SFRA_TYPE CLLLC_SFRA_CURRENT #else #define CLLLC_SFRA_TYPE CLLLC_SFRA_DISABLED #endif
#define CLLLC_SFRA_AMPLITUDE (float32_t)CLLLC_SFRA_INJECTION_AMPLITUDE_LEVEL1 #endif
```

5.2.2.4.2 Building and Loading the Project and Setting up Debug

- Now, right-click on the project name and click *Rebuild Project*.
- The project will build successfully.
- Click *Run* → *Debug* to launch a debugging session. In case of dual-CPU devices, a window may appear for the user to select the CPU on which the debug is to be performed. In this case, select CPU1.
- The project will then load on the device and the CCS debug view will become active. The code will halt at the start of the main routine.
- To add the variables in the watch/expressions window, click *View* → *Scripting Console* to open the scripting console dialog box. On the upper right corner of this console, click on *open* to browse to the *setupdebugenv_build4c.js* script file located inside the project folder. This will populate the watch window with the appropriate variables needed to debug the system.
- Click on the *Continuous Refresh* button  on the watch window to enable continuous update of values from the controller.
- Enable real-time mode by hovering your mouse on the buttons on the horizontal toolbar and clicking the  button.

Enable Silicon Real-time Mode (service critical interrupts when halted, allow debugger accesses while running)

5.2.2.4.3 Running the Code

- Run the project by clicking .
- Clear the trip by writing 1 to the *CLLLC_clearTrip* variable. The converter will operate in open loop as the *CLLLC_closeGvLoop* variable is not yet set to "0". As there is no soft start implemented in the firmware, first soft-start the voltages on the primary and secondary sides manually.
- In the watch view, check if the *CLLLC_vPrimSensed_Volts*, *CLLLC_iPrimSensed_Amps*, *CLLLC_vSecSensed_Volts*, and *CLLLC_iSecSensed_Amps* variables are updating periodically. (Note: As no power is applied right now, these will be close to zero.)
- Now, slowly increase the input PRIM DC voltage from 0 V to 400 V to soft-start the converter. Make sure *CLLLC_vPrimSensed_Volts* displays the correct values for VPRIM (that is, close to 400 V).
- By default, the *CLLLC_pwmPeriodRef_pu* variable is set to 0.6, which is 500.8 kHz. This is close to the series resonant frequency of the converter; however, due to variation in the components on the actual hardware, it can be lower or higher than the series resonant frequency.
- For the 400-V primary input, with turns ratio being 1.33, the *CLLLC_vSecSensed_Volts* variable will be close to 300 V. Also, for the load specified in the test conditions, the load will be close to 6.5 A. Set the *CLLLC_iSecRef_Amps* variable to 6.5 A. If, for some reason, the measured current is different from the 6.5 A, set the Ref close to the measured value. As there is no soft start in the software, it is critical to keep this reference close to the operating point.
- Now, set the *CLLLC_closeGiLoop* variable to 1. This will close the current loop and the controller will now try to regulate the current.
- Test the closed-loop operation by varying *CLLLC_iSecRef_Amps* from 6.3 A to 6.8 A. The user cannot vary the current too much as a resistive load is connected at the output whose voltage will change with current much more than a battery. This rapid increase in voltage can quickly put the converter in a range that exceeds the controllable range for the fixed VPRIM. Within the small range, the user can see the tracking of the current.

5.2.2.4.4 Measure SFRA for Closed Current Loop

- The SFRA is integrated in the software of this build to verify that the designed compensator provides enough gain and phase margin by measuring on hardware. To run the SFRA, keep the project running, and

navigate to <Install directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfra\gui\SFRA_GUI.exe. The SFRA GUI will pop up.

2. Select the options for the device on the SFRA GUI; for example, for F280039, select floating point. Click on setup connection. In the pop-up window, deselect the boot-on-connect option, select an appropriate COM port, and click Ok. Return to the SFRA GUI and click Connect.
3. The SFRA GUI will connect to the device. A SFRA sweep can now be started by clicking *Start Sweep*. The complete SFRA sweep will take a few minutes to finish. Activity can be monitored by seeing the progress bar on the SFRA GUI; and also by checking the flashing of blue LED on the back of the control card, which indicates UART activity. Once complete, a graph with the open loop plot will appear, as shown in [Figure 5-25](#).








Figure 5-25. SFRA Open Loop Plot for the Closed Current Loop (Vprim 400 V, Vsec 300 V, Power 1.972 kW, Lab 4)

The Frequency Response Data is also saved in the project folder, under an SFRA Data Folder, and is time-stamped with the time of the SFRA run.

The data matches closely to the designed compensator, but it is reasonable to expect deviations because the measurement in open loop is susceptible to error due to small signal injection which can drift the DC point of the converter.

Test the SFRA at different current set points, making sure the period is not clamped, to verify that the system is stable across the operable range.

4. This verifies the Lab 4 current loop design.

5. To bring the system to a safe stop, bring the input VPRIM voltage down to zero. Observe the voltages and currents on the watch window go down to zero.
6. Fully halting the MCU when in real-time mode is a two-step process. First, halt the processor by using the Halt button on the toolbar , or by using *Target* → *Halt*. Then, take the MCU out of real-time mode by clicking the . Finally, reset the MCU .
7. Close the CCS debug session by clicking on Terminate Debug Session  (Target → Terminate all).

5.2.2.5 Lab 5. Primary to Secondary Power Flow, Closed Current Loop Check, With Resistive Load Connected on Secondary in Parallel to a Voltage Source to Emulate a Battery Connection on Secondary Side

In this lab, the output current control loop is closed, with a resistive load connected on the secondary in parallel with a voltage source, to emulate a battery connection. Hardware is assumed to be set up as shown in [Figure 5-26](#). [Figure 5-27](#) shows the complete software diagram for this build.




Figure 5-26. Hardware Setup for Lab 5




Figure 5-27. Lab 5 Software Diagram

5.2.2.5.1 Setting Software Options for Lab 5

1. Open <install Directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfra\gui\CompDesigner.exe.

5.2.2.5.2 Designing Current Loop Compensator

1. The compensation designer will then launch. Currently, a mathematical model is not available; hence, using tuning done on this board, the following compensation is designed. The plant in the emulated battery mode will have more gain, and hence, the coefficients will need to be reduced to accommodate that. Figure 5-28 shows the coefficients used on this design for this lab.






Figure 5-28. Lab 5, Compensation Designer

2. Once satisfied with the compensator design, the compensator values can be updated in the CLLLC_settings.h file. It is best to keep the coefficients conservative and much lower than the one used in Lab 3.
3. Close the compensation designer
4. The following defines are set in the settings.h file for this build.


```
#if CLLLC_LAB == 5 #define CLLLC_CONTROL_RUNNING_ON 1 #define
CLLLC_POWER_FLOW CLLLC_POWER_FLOW_PRIM_SEC #define CLLLC_INCR_BUILD CLLLC_CLOSED_LOOP_BUILD
#define CLLLC_CONTROL_MODE CLLLC_CURRENT_MODE #define CLLLC_TEST_SETUP
CLLLC_TEST_SETUP_EMULATED_BATTERY #define CLLLC_PROTECTION CLLLC_PROTECTION_ENABLED
#if CLLLC_SFRA_ALLOWED == 1 #define CLLLC_SFRA_TYPE CLLLC_SFRA_CURRENT #else
#define CLLLC_SFRA_TYPE CLLLC_SFRA_DISABLED #endif #define CLLLC_SFRA_AMPLITUDE
(float32_t)CLLLC_SFRA_INJECTION_AMPLITUDE_LEVEL1 #endif
```

5.2.2.5.3 Building and Loading the Project and Setting up Debug

1. Now, right-click on the project name and click *Rebuild Project*.
2. The project will build successfully.
3. Click *Run* → *Debug* to launch a debugging session. In case of dual-CPU devices, a window may appear for the user to select the CPU on which the debug is to be performed. In this case, select CPU1.
4. The project will then load on the device and the CCS debug view will become active. The code will halt at the start of the main routine.
5. To add the variables in the watch/expressions window, click *View* → *Scripting Console* to open the scripting console dialog box. On the upper right corner of this console, click on *open* to browse to the *setupdebugenv_build4.js* script file located inside the project folder. This will populate the watch window with the appropriate variables needed to debug the system.
6. Click on the Continuous Refresh button  on the watch window to enable continuous update of values from the controller.
7. Enable real-time mode by hovering your mouse on the buttons on the horizontal toolbar and clicking the  button.

Enable Silicon Real-time Mode (service critical interrupts when halted, allow debugger accesses while running)

5.2.2.5.4 Running the Code

1. Run the project by clicking .
2. Now, slowly increase the input PRIM DC voltage from 0 V to 400 V. Make sure CLLLC_vPrimSensed_Volts displays the correct values for VPRIM (that is, close to 400 V). At this point, the PWMs are tripped; therefore, no current will be drawn from the primary side.
3. Next, increase the VSEC to 300 V. Load will draw all the current from the secondary connected power supply, which will be close to 6.5 A.
4. Now, set the CLLLC_iSecRef_Amps variable to 0.1 A.
5. Clear the trip by writing 1 to the CLLLC_clearTrip variable. The software in this lab will automatically set the CLLLC_closeGiLoop variable to 1.
6. Due to the narrow range of voltage at a fixed primary side voltage, the converter will saturate to the highest frequency, and the current drawn at the ISEC will be higher than 0.1 A. The user can observe this by monitoring the CLLLC_pwmFrequency_Hz variable, which will be close to 800 kHz during the upper saturation limit and 200 kHz during the lower saturation limit.
7. Slowly raise the current to be 2–3 A. Now, the current will be shared by the secondary connected voltage source and the design under test (DUT).

5.2.2.5.5 Measure SFRA for Closed Current Loop in Battery Emulated Mode

1. The SFRA is integrated in the software of this build to verify that the designed compensator provides enough gain and phase margin by measuring on hardware. To run the SFRA, keep the project running, and navigate to `<Install directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfra\gui\SFRA_GUI.exe`. The SFRA GUI will pop up.
2. Select the options for the device on the SFRA GUI; for example, for F280039, select floating point. Click on setup connection. In the pop-up window, deselect the boot-on-connect option, select an appropriate COM port, and click OK. Return to the SFRA GUI and click *Connect*.
3. The SFRA GUI will connect to the device. A SFRA sweep can now be started by clicking *Start Sweep*. The complete SFRA sweep will take a few minutes to finish. Activity can be monitored by seeing the progress bar on the SFRA GUI; and also by checking the flashing of blue LED on the back of the control card, which indicates UART activity. Once complete, a graph with the open loop plot will appear, as shown in [Figure 5-29](#).








Figure 5-29. SFRA Open Loop Plot for the Closed Current Loop With Battery Connection Emulated (Vprim 400 V, Vsec 300 V, Power 1.972 kW, Lab 5)

The Frequency Response Data is also saved in the project folder, under an SFRA Data Folder, and is time-stamped with the time of the SFRA run.

Test the SFRA at different current set points, making sure the period is not clamped, to verify that the system is stable across the operable range.

4. This verifies the Lab 5 current loop design.
5. To bring the system to a safe stop, bring the input VPRIM voltage down to zero. Observe the voltages and currents on the watch window go down to zero.
6. Fully halting the MCU when in real-time mode is a two-step process. First, halt the processor by using the Halt button on the toolbar , or by using Target → Halt. Then, take the MCU out of real-time mode by clicking on . Finally, reset the MCU .
7. Close the CCS debug session by clicking on *Terminate Debug Session*  (Target → Terminate all).

5.2.3 TTPLPFC Test procedure

5.2.3.1 Lab 1: Open Loop, DC

In this build, the board is excited in open loop fashion with a fixed duty cycle. The duty cycle is controlled with `dutyPU_DC` variable. This build verifies the sensing of feedback values from the power stage and also operation of the PWM gate driver and ensures that there are no hardware issues. Additionally, calibration of input and output voltage sensing can be performed in this build. The software structure for this build is shown in Figure 5-30. There are two ISR in the system: fast ISR for the current loop and a slower ISR to run the voltage loop and instrumentation functions. Modules that are run in each ISR are shown in Figure 5-30 (Note that TIDM-02013 is a 2 phase interleaved TTPLPFC).




Figure 5-30. Build Level 1 Control Software Diagram: Open Loop Project

5.2.3.1.1 Setting Software Options for BUILD 1

Open `TTPLPFC_settings.h` and enable Lab1

```
#define TTPLPFC_LAB 1
```

5.2.3.1.2 Building and Loading Project

Right-click on the project name, and click *Rebuild Project*.

The project builds successfully.

In the *Project Explorer* ensure that the correct target configuration file is set as Active under `targetConfigs`.

Click **Run** → **Debug**. This action launches a debugging session. In the case of dual CPU devices, a window may appear to select the CPU that the debug must be performed. In this case, select CPU1.


The project then loads on the device, and CCS debug view becomes active. The code halts at the start of the main routine.

5.2.3.1.3 Setup Debug Environment Windows

To add the variables in the watch and expressions window, click **View** → **Scripting Console** to open the scripting console dialog box. On the upper-right corner of this console, click on open. Browse to the `setupdebugenv_lab1.js` script file located inside the project folder. This script file populates the watch window with appropriate variables required to debug the system. Click on the Continuous Refresh button on the watch window to enable continuous update of values from the controller. The watch window appears as shown in Figure 5-31.

Expression	Type	Value	Address
buildInfo	enum enum_BuildLevel	BuildLevel1_OpenLoop_DC	0x0000A817@Data
guiVbus	float	-0.000226858858	0x0000A87E@Data
guiVin	float	-0.714660585	0x0000A876@Data
guiIi	float	0.0891165435	0x0000A874@Data
ac_cur_sensed	float	0.00343942642	0x0000A8A4@Data
clearTrip	int	0	0x0000A827@Data
EPwm1Regs.TZFLG	Register	0x0000	
EPwm2Regs.TZFLG	Register	0x0000	
dutyPU	float	0.5	0x0000A858@Data
dutyPU_DC	float	0.5	0x0000A85E@Data
vBus_sensed	float	0.0	0x0000A8C0@Data
iL1_sensed	float	-0.00341796875	0x0000A8C4@Data
iL2_sensed	float	-0.00830078125	0x0000A8C6@Data
iL3_sensed	float	-0.00732421875	0x0000A8AA@Data
Add new expression			


Figure 5-31. Build Level 1 Expressions View

Run the project by clicking on .

Halt the processor by using the **Halt** button on the toolbar (.

5.2.3.1.4 Using Real-Time Emulation


Real-time emulation is a special emulation feature that allows windows within CCS to be updated while the MCU is running. This feature allows graphs and watch views to update but also allows for changing of values in watch or memory windows and the ability to see the effect of these changes in the system without halting the processor.

Enable real-time mode by hovering the mouse on the buttons on the horizontal toolbar and clicking the  button.

Enable Silicon Real-time Mode (service critical interrupts when halted, allow debugger accesses while running)

A message box may appear. If so, select **YES** to enable debug events. This action sets bit 1 (DGBM bit) of status register 1 (ST1) to a 0. The DGBM is the debug enable mask bit. When the DGBM bit is set to 0, memory and register values can be passed to the host processor for updating the debugger windows.

5.2.3.1.5 Running Code

Run the project again by clicking on .

After a few seconds, the inrush relay clicks. The software is programmed to do so in the build level with DC. The trip clears, and a duty cycle of 0.5 is applied.

In the watch view, check if the guiVin, guiVbus, guili, variables are updating periodically. As no power is applied, this value is close to zero.

Slowly increase the input DC voltage from zero to 120 V. The output voltage shows a boosted voltage as a steady duty cycle of 0.5 PU is applied as the default setting. If a high current is drawn, verify if the voltage terminals are swapped. If true, reduce the voltage to zero first and correct the issue before resuming the test.

Verify the voltage sensing by ensuring that *TTPLPFC_vBusAvg_pu* displays the correct value. For 120-V DC input. This verifies the voltage sensing of the board in some manner.

The dutyPU_DC variable can be changed to see operation under various boost conditions. This verifies at a basic level the PWM driver and connection of hardware


Once finished, reduce the input voltage to zero and watch for the bus voltages to reduce down to zero.

This completes the check for this build. The following items are verified on successful completion of this build:

- Sensing of voltages and currents and scaling for accuracy
- Interrupt generation and execution of the BUILD 1 code in the current loop ISR and Voltage Loop Instrumentation ISR
- PWM driver and switching

If any issues are observed, a careful inspection of the hardware may be required to eliminate any build issues and so forth.

The controller can now be halted, and the debug connection terminated.

Fully halting the MCU when in real-time mode is a two-step process. First halt the processor by using the *Halt* button on the toolbar () or by using *Target* → *Halt*. Then, take the MCU out of real-time mode by clicking on



. Finally, reset the MCU by clicking on .

Close CCS debug session by clicking on *Terminate Debug Session* (*Target* → *Terminate all*).



5.2.3.2 Lab 2: Closed Current Loop DC

In BUILD 2, the inner current loop is closed, that is, the inductor current is controlled using a current compensator G_i . Both DC bus and output voltage feed forward are applied to the output of this current compensator to generate the duty cycle of the inverter. This makes the plant for the current compensator simple and a proportional (P) controller can be used to tune the loop of the inner current. The model for the current loop was derived. Complete software diagram for this build is illustrated in [Figure 5-32](#) (Note that TIDM-02013 is a 2 phase interleaved TTPLPFC).

$$\text{duty1PU} = \frac{(\text{ac_cur_meas} - \text{ac_cur_ref_inst}) \times G_i + \text{ac_vol_sensed}}{\text{vBus_sensed}} \quad (21)$$

Complete software diagram for this build is illustrated in [Figure 5-32](#).




Figure 5-32. Build Level 2 Control Software Diagram: Closed Current Loop

5.2.3.2.1 Setting Software Options for BUILD 2

Ensure that the hardware is set up as outlined in [Section 5.1.1](#) for stand alone PFC operation. Do not supply any high voltage (HV) power to the board yet.

Open TTPLPFC_settings.h and enable Lab2

```
#define TTPLPFC_LAB 2
```

Ensure that all other options are the same as specified earlier in [Section 5.2.3.2](#).

1. Open compensation designer <install
Directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfra\gui\CompDesigner.exe

5.2.3.2.2 Designing Current Loop Compensator

Compensation Designer launches. PI-based controller can be tuned from a pole zero perspective to ensure stable closed loop operation. Stability of the system when using the designed compensator can be verified by observing the gain and phase margins on the open loop transfer function plot in the Compensation Designer, as shown in Figure 5-33.





Figure 5-33. Current Loop Design Using Compensation Designer

Once satisfied with the open loop gain, the compensator values can be updated in the ttplpcf_settings.h file.

Close the Compensation Designer


5.2.3.2.3 Building and Loading Project and Setting Up Debug


Right-click on the project name, and click *Rebuild Project*. The project builds successfully. Click *Run* → *Debug*, which launches a debugging session. In the case of dual CPU devices, a window may appear to select the CPU the debug must be performed. In this case, select CPU1. The project then loads on the device, and CCS debug view becomes active. The code halts at the start of the main routine.

To add the variables in the watch and expressions window, click *View* → *Scripting Console* to open the scripting console dialog box. On the upper-right corner of this console, click on *Open* to browse to the *setupdebugenv_lab2.js* script file, which is located inside the project folder. This file populates the watch window with appropriate variables required to debug the system. Click on *Continuous Refresh* button () on the watch window to enable continuous update of values from the controller. The watch window appears as [Figure 5-34](#).

Expression	Type	Value	Address
buildInfo	enum enum_BuildLevel	BuildLevel2_CurrentLoop_DC	0x0000A80C@Data
boardStatus	enum enum_boardStatus	boardStatus_Idle	0x0000A804@Data
clearTrip	int	0	0x0000A824@Data
closeGILoop	int	0	0x0000A819@Data
ac_cur_ref	float	0.02999999993	0x0000A838@Data
ac_cur_sensed	float	0.0118730068	0x0000A8A4@Data
guiVbus	float	0.347434014	0x0000A846@Data
guiVin	float	-0.678055584	0x0000A86C@Data
guiIi	float	0.274688691	0x0000A86A@Data
EPwm1Regs.TZFLG	Register	0x0004	
EPwm2Regs.TZFLG	Register	0x0004	
dutyPU	float	0.00999999978	0x0000A84E@Data
dutyPU_DC	float	0.5	0x0000A84C@Data
iL1_sensed	float	-0.00537109375	0x0000A8AE@Data
iL2_sensed	float	-0.00537109375	0x0000A8AC@Data
iL3_sensed	float	-0.00634765625	0x0000A8AA@Data
autoStartSlew	unsigned long	14	0x0000A87C@Data
Add new expression			


Figure 5-34. Build Level 2: Closed Current Loop Expressions View


Enable real-time mode by hovering the mouse on the buttons on the horizontal toolbar and clicking the  button.

Run the project by clicking on .

Halt the processor by using the *Halt* button on the toolbar .

5.2.3.2.4 Running Code

The project is programmed to drive the inrush relay and clear the trip after a set amount of time, that is, *autoStartSlew*==100. The software is programmed to do so in the build level with DC. An input voltage must be applied after hitting run and before this autoslew counter reaches 100. If the counter reaches 100, before voltage is applied at the input, the code must be reset. For which the controller must be brought out of real time mode, a reset performed and restarted. Repeat the step from [Section 5.2.3.2.3](#) of enabling real-time mode by hovering the mouse on the buttons on the horizontal toolbar and click the  button.

Run the project by clicking .

Apply an input voltage of approximately 50 V before the *autoStartSlew* reaches 100. As soon *autoStartSlew* reaches 100, the inrush relay is triggered, and PWM trip is cleared along with closing the current loop flag.

Expression	Type	Value	Address
buildInfo	enum enum_BuildLevel	BuildLevel2_CurrentLoop_DC	0x0000A80C@Data
boardStatus	enum enum_boardStatus	boardStatus_Idle	0x0000A804@Data
clearTrip	int	1	0x0000A824@Data
closeGilLoop	int	1	0x0000A819@Data
ac_cur_ref	float	0.0299999993	0x0000A838@Data
ac_cur_sensed	float	0.0300658941	0x0000A8A4@Data
guiVbus	float	127.377548	0x0000A846@Data
guiVin	float	48.3203316	0x0000A86C@Data
guiIi	float	0.707000256	0x0000A86A@Data
EPwm1Regs.TZFLG	Register	0x0000	
EPwm2Regs.TZFLG	Register	0x0000	
dutyPU	float	0.386497527	0x0000A84E@Data
dutyPU_DC	float	0.5	0x0000A84C@Data
iL1_sensed	float	0.0107421875	0x0000A8AE@Data
iL2_sensed	float	0.0087890625	0x0000A8AC@Data
iL3_sensed	float	0.009765625	0x0000A8AA@Data
autoStartSlew	unsigned long	101	0x0000A87C@Data

Figure 5-35. Watch Expression, Build lab 2, DC After Closed Current Loop Operation Begins

The input current regulates approximately 1.5 A, and the output voltage boosts to approximately 193 V.

Slowly increase ac_cur_ref to 0.045, that is, 2.4-A input.

Slowly increase $V_{in} = 120$ V, and the output voltage will be greater than 370 V.

Expression	Type	Value	Address
buildInfo	enum enum_BuildLevel	BuildLevel2_CurrentLoop_DC	0x0000A80C@Data
boardStatus	enum enum_boardStatus	boardStatus_Idle	0x0000A804@Data
clearTrip	int	1	0x0000A824@Data
closeGilLoop	int	1	0x0000A819@Data
ac_cur_ref	float	0.100000001	0x0000A838@Data
ac_cur_sensed	float	0.0993705988	0x0000A8A4@Data
guiVbus	float	380.123596	0x0000A846@Data
guiVin	float	117.478661	0x0000A86C@Data
guiIi	float	2.46380639	0x0000A86A@Data
EPwm1Regs.TZFLG	Register	0x0000	
EPwm2Regs.TZFLG	Register	0x0000	
dutyPU	float	0.308701962	0x0000A84E@Data
dutyPU_DC	float	0.5	0x0000A84C@Data
iL1_sensed	float	0.0493164063	0x0000A8AE@Data
iL2_sensed	float	0.052734375	0x0000A8AC@Data
iL3_sensed	float	0.0458984375	0x0000A8AA@Data
autoStartSlew	unsigned long	101	0x0000A87C@Data

Figure 5-36. Watch Expression, Build lab 2, DC After Closed Current Loop Operation Begins at Full Voltage

SFRA is integrated in the software of this build to verify that the designed compensator provides enough gain and phase margin by measuring on hardware. To run the SFRA, keep the project running, and navigate to <Install directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfra\gui\SFRA_GUI.exe. The SFRA GUI appears.




Select the options for the device on the SFRA GUI. For example, for F28003x, select floating point. Click on *Setup Connection*. On the pop-up window, uncheck the boot on connect option, and select an appropriate COM port. Ensure *Boot on Connect* is deselected. Click OK. Return to the SFRA GUI, and click *Connect*.

The SFRA GUI connects to the device. An SFRA sweep can now be started by clicking *Start Sweep*. The complete SFRA sweep takes a few minutes to finish. Activity can be monitored by seeing the progress bar on the SFRA GUI and also checking the flashing of blue LED on the back on the control card that indicates UART activity. Once complete, a graph with the open loop plot appears. The frequency response data is also saved in the project folder under an SFRA data folder and is time stamped with the time of the SFRA run.

Additionally, the measured frequency response of the plant can be used to design the current compensator with compensation designer. *<install Directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfra\gui\CompDesigner.exe*.

Choose *SFRA Data* for plant option on the GUI. This uses the measured plant information to design the compensator. This option can be used to fine tune the compensation. By default, the compensation designer points to the latest SFRA run. If a previous SFRA run plant information must be used, select the SFRADData.csv file by browsing to it by clicking on *Browse SFRA Data*. This action verifies the current compensator design.

Bring the system to a safe stop by bringing the input DC voltage down to zero. Ensure that the guiVbus comes down to zero as well.

Fully halting the MCU when in real-time mode is a two-step process. First halt the processor by using the *Halt* button on the toolbar () or by using *Target → Halt*. Then take the MCU out of real-time mode by clicking on . Finally, reset the MCU ().

Close the CCS debug session by clicking on *Terminate Debug Session (Target → Terminate all)*.



5.2.3.3 Lab 3: Closed Current Loop, AC

In Lab 3, the inner current loop is closed, that is, the inductor current is controlled using a current compensator G_i . Both DC bus and output voltage feed forward are applied to the output of this current compensator to generate the duty cycle of the inverter along with soft start for PWM around the zero-crossing.

Complete software diagram for this build as illustrated in [Figure 5-37](#) (Note that TIDM-02013 is a 2 phase interleaved TTPLPFC).




Figure 5-37. Build Lab3 Control Software Diagram: Closed Current Loop AC

5.2.3.3.1 Setting Software Options for Lab 3

Open TTPLPFC_settings.h and enable Lab3


```
#define TTPLPFC_LAB 3
```

Current compensator from the previous build is re-used in this build so no additional steps are required for tuning the current loop in the build level.

5.2.3.3.2 Building and Loading Project and Setting Up Debug


Right-click on the project name, and click *Rebuild Project*. The project builds successfully. Click *Run* → *Debug*, which launches a debugging session. In the case of dual CPU devices, a window may appear to select the CPU the debug must be performed. In this case, select CPU1. The project then loads on the device, and CCS debug view becomes active. The code halts at the start of the main routine.

To add the variables in the watch and expressions window click *View* → *Scripting Console* to open the scripting console dialog box. On the upper-right corner of this console, click on *Open* to browse to the *setupdebugenv_Lab3.js* script file, which is located inside the project folder. This file populates the watch window

with appropriate variables required to debug the system. Click on *Continuous Refresh* button () on the watch window to enable continuous update of values from the controller. The watch window appears as [Figure 5-38](#).


Expression	Type	Value	Address
buildInfo	enum enum_BuildLevel	BuildLevel2_CurrentLoop_AC	0x0000A806@Data
pwmSwState	enum enum_pwmSwState	pwmSwState_defaultState	0x0000A824@Data
boardStatus	enum enum_boardStatus	boardStatus_InputUnderVoltageTrip	0x0000A814@Data
clearTrip	int	0	0x0000A809@Data
closeGiLoop	int	0	0x0000A807@Data
ac_cur_ref	float	0.02999999993	0x0000A840@Data
ac_cur_sensed	float	0.010755837	0x0000A8A8@Data
guiVbus	float	0.344914794	0x0000A874@Data
guiVin	float	-0.563325524	0x0000A882@Data
guiVrms	float	0.0	0x0000A872@Data
guiIrms	float	0.0	0x0000A878@Data
guiPrms	float	0.0	0x0000A86E@Data
guiFreqAvg	float	0.0	0x0000A880@Data
guiPowerFactor	float	0.0	0x0000A87C@Data
EPwm1Regs.TZFLG	Register	0x0004	
EPwm2Regs.TZFLG	Register	0x0004	
dutyPU	float	0.00999999978	0x0000A86C@Data
dutyPU_DC	float	0.5	0x0000A862@Data
iL1_sensed	float	-0.00634765625	0x0000A8C4@Data
iL2_sensed	float	-0.00830078125	0x0000A88E@Data
iL3_sensed	float	-0.0112304688	0x0000A8C0@Data
autoStartSlew	unsigned long	0	0x0000A85E@Data
Add new expression			

Figure 5-38. Lab3 AC: Closed Current Loop Expressions View

Enable real-time mode by hovering the mouse on the buttons on the horizontal toolbar, and clicking the  button.

5.2.3.3.3 Running Code

The project is programmed to wait for input voltage to exceed approximately 70 V_{rms} to drive the inrush relay and clear the trip.

Run the project by clicking .

Apply an input voltage of approximately 120 V. The board comes out of the undervoltage condition and inrush relay is driven. The trip clears, and a small amount of current of approximately 1.3-A RMS is drawn. The watch window looks similar to [Figure 5-39](#). The bus voltage is close to 270 V.

Expression	Type	Value	Address
buildInfo	enum enum_BuildLevel	BuildLevel2_CurrentLoop_AC	0x0000A806@Data
pwmSwState	enum enum_pwmSwState	pwmSwState_positiveHalf	0x0000A824@Data
boardStatus	enum enum_boardStatus	boardStatus_NoFault	0x0000A814@Data
clearTrip	int	1	0x0000A809@Data
closeGILoop	int	1	0x0000A807@Data
ac_cur_ref	float	0.0299999993	0x0000A840@Data
ac_cur_sensed	float	-0.00663924217	0x0000A8A8@Data
guiVbus	float	180.061981	0x0000A874@Data
guiVin	float	-49.6501122	0x0000A882@Data
guiVrms	float	117.459831	0x0000A872@Data
guiIrms	float	0.551513135	0x0000A878@Data
guiPrms	float	64.2371902	0x0000A86E@Data
guiFreqAvg	float	59.8999023	0x0000A880@Data
guiPowerFactor	float	0.978407621	0x0000A87C@Data
EPwm1Regs.TZFLG	Register	0x0000	
EPwm2Regs.TZFLG	Register	0x0000	
dutyPU	float	-0.880984187	0x0000A86C@Data
dutyPU_DC	float	0.5	0x0000A862@Data
iL1_sensed	float	0.0180664063	0x0000A8C4@Data
iL2_sensed	float	-0.0048828125	0x0000A8BE@Data
iL3_sensed	float	-0.0283203125	0x0000A8C0@Data
autoStartSlew	unsigned long	5	0x0000A85E@Data
Add new expression			

Figure 5-39. Watch Expression, Lab2, AC After Closed Current Loop Operation Begins

Slowly increase ac_cur_ref to 0.078, that is, 2.4-A input, and the bus voltage rises to 400 V. The voltage and current waveform are shown in Figure 5-40.







Figure 5-40. Input AC Current and Output DC Voltage Waveform

SFRA is integrated in the software of this build to verify the designed compensator provides enough gain and phase margin by measuring on hardware. To run the SFRA, keep the project running, and navigate to <Install directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfra\gui\SFRA_GUI.exe. The SFRA GUI appears.

Select the options for the device on the SFRA GUI. For example, for F280039, select floating point. Click on *Setup Connection*. On the pop-up window, deselect the boot on connect option, and select an appropriate COM port. Click OK. Return to the SFRA GUI, and click *Connect*.

The SFRA GUI connects to the device. A SFRA sweep can now be started by clicking *Start Sweep*. The complete SFRA sweep takes a few minutes to finish. Activity can be monitored by seeing the progress bar on the SFRA GUI and also by checking the flashing of blue LED on the back on the control card that indicates UART activity. Once complete, a graph with the open loop plot appears. This is similar to the plot seen under DC conditions; however, some additional noise is visible due to AC harmonic frequencies close to the measured frequencies. The BW, PM, and GM numbers are very similar to the DC case.

To bring the system to a safe stop, switch off the output from the AC power supply, thus bringing the input AC voltage down to zero. Ensure that the guiVbus comes down to zero, as well.

Fully halting the MCU when in real-time mode is a two-step process. First, halt the processor by using the *Halt* button on the toolbar () or by using *Target* → *Halt*. Then take the MCU out of real-time mode by clicking on . Finally, reset the MCU () .

Close the CCS debug session by clicking on *Terminate Debug Session* (*Target* → *Terminate all*).



5.2.3.4 Lab 4: Closed Voltage and Current Loop

In this build, the outer voltage loop is closed with the inner current loop closed. The model of the outer voltage loop is derived in [Figure 5-41](#) (Note that TIDM-02013 is a 2 phase interleaved TTLPFC). A PI-based compensator is used and tuned through the compensation designer for the outer voltage loop.

[Figure 5-41](#) shows the software diagram for this build.




Figure 5-41. Build Level 4 Control Diagram: Output Voltage Control With Inner Current Loop

5.2.3.4.1 Setting Software Options for BUILD 4

Ensure that the hardware is set up as outlined in [Section 5.1.1](#) for stand alone PFC operation. Do not supply any high voltage (HV) power to the board yet.

Open TTPLPFC_settings.h and enable Lab4

```
#define TTPLPFC_LAB 4
```


Ensure that all other options are the same as specified earlier in [Figure 5-41](#).

1. Open compensation designer <install
Directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfra\gui\CompDesigner.exe

5.2.3.4.2 Building and Loading Project and Setting up Debug

Right-click on the project name, and click *Rebuild Project*. The project builds successfully. Click *Run* → *Debug*, which launches a debugging session. In the case of dual CPU devices, a window may appear to select the CPU the debug must be performed. In this case, select CPU1. The project then loads on the device, and CCS debug view becomes active. The code halts at the start of the main routine.


To add the variables in the watch and expressions window, click *View* → *Scripting Console* to open the scripting console dialog box. On the upper-right corner of this console, click on *Open* to browse to the *setupdebugenv_lab4.js* script file located inside the project folder. This file populates the watch window with


appropriate variables required to debug the system. Click the *Continuous Refresh* button () on the watch window to enable continuous update of values from the controller.

The watch window appears as shown in [Figure 5-42](#).

Expression	Type	Value	Address
buildInfo	enum enum_BuildLevel	BuildLevel3_VoltageLoop_AC	0x0000A811@Data
pwmSwState	enum enum_pwmSwState	pwmSwState_defaultState	0x0000A826@Data
boardStatus	enum enum_boardStatus	boardStatus_InputUnderVoltageTrip	0x0000A80F@Data
clearTrip	int	0	0x0000A81A@Data
closeGvLoop	int	0	0x0000A819@Data
vBusRef	float	0.821337461	0x0000A850@Data
vBus_sensed	float	0.000651041686	0x0000A8C0@Data
closeGiLoop	int	0	0x0000A81C@Data
ac_cur_senseOffset	float	0.502499998	0x0000A888@Data
guiVbus	float	0.353723764	0x0000A858@Data
guiVin	float	0.375192761	0x0000A82C@Data
guiVrms	float	0.0	0x0000A842@Data
guiIrms	float	0.0	0x0000A832@Data
guiPrms	float	0.0	0x0000A834@Data
guiPowerFactor	float	0.0	0x0000A82E@Data
guiFreqAvg	float	0.0	0x0000A844@Data
EPwm1Regs.TZFLG	Register	0x0004	
EPwm2Regs.TZFLG	Register	0x0004	
dutyPU	float	0.00999999978	0x0000A86E@Data
dutyPU_DC	float	0.5	0x0000A86C@Data
iL1_sensed	float	-0.00390625	0x0000A884@Data
iL2_sensed	float	-0.00634765625	0x0000A880@Data
iL3_sensed	float	-0.00244140625	0x0000A882@Data
autoStartSlew	unsigned long	0	0x0000A83E@Data
Add new expression			

Figure 5-42. Build Lab4: Expressions View


Enable real-time mode by hovering the mouse on the buttons on the horizontal toolbar and clicking the  button.

Run the project by clicking on .

Halt the processor by using the *Halt* button on the toolbar () .

5.2.3.4.3 Running Code

The project is programmed to wait for input voltage to excel at approximately 70 V_{rms} to drive the in rush relay and clear the trip.

Run the project by clicking .

Apply an input voltage of approximately 120 V. The board comes out of the undervoltage condition and inrush relay is driven. The trip clears, and the output rises to 380-V DC. A sinusoidal current is drawn from the AC input. Figure 5-43 shows the watch window when the program is running at this stage.

Expression	Type	Value	Address
buildInfo	enum enum_BuildLevel	BuildLevel3_VoltageLoop_AC	0x0000A811@Data
pwmSwState	enum enum_pwmSwState	pwmSwState_negativeHalf	0x0000A826@Data
boardStatus	enum enum_boardStatus	boardStatus_NoFault	0x0000A80F@Data
clearTrip	int	1	0x0000A81A@Data
closeGvLoop	int	1	0x0000A819@Data
vBusRef	float	0.821337461	0x0000A850@Data
vBus_sensed	float	0.822998047	0x0000A8C0@Data
closeGiLoop	int	1	0x0000A81C@Data
ac_cur_senseOffset	float	0.502499998	0x0000A888@Data
guiVbus	float	380.081421	0x0000A858@Data
guiVin	float	-152.073486	0x0000A82C@Data
guiVrms	float	120.093376	0x0000A842@Data
guiIrms	float	2.40836215	0x0000A832@Data
guiPrms	float	277.007263	0x0000A834@Data
guiPowerFactor	float	0.990778685	0x0000A82E@Data
guiFreqAvg	float	60.0219727	0x0000A844@Data
EPwm1Regs.TZFLG	Register	0x0000	
EPwm2Regs.TZFLG	Register	0x0000	
dutyPU	float	-0.4262546	0x0000A86E@Data
dutyPU_DC	float	0.5	0x0000A86C@Data
iL1_sensed	float	0.0561523438	0x0000A884@Data
iL2_sensed	float	-0.0673828125	0x0000A880@Data
iL3_sensed	float	-0.0434570313	0x0000A882@Data
autoStartSlew	unsigned long	5	0x0000A83E@Data
Add new expression			

Figure 5-43. Build Lab4: Expressions View After AC Voltage is Applied

SFRA is integrated in the software of this build to verify the designed compensator provides enough gain and phase margin by measuring on hardware. To run the SFRA, keep the project running, and navigate to `<Install directory>\C2000Ware_DigitalPower_SDK_<version>\libraries\sfra\gui\SFRA_GUI.exe`. The SFRA GUI appears.

Select the options for the device on the SFRA GUI. For example, for F28003x, select floating point. Click on *Setup Connection*, and on the pop-up window, deselect the boot on connect option and select an appropriate COM port. Click *OK*. Return to the SFRA GUI, and click *Connect*.

The SFRA GUI connects to the device. An SFRA sweep can now be started by clicking *Start Sweep*. The complete SFRA sweep takes a few minutes to finish. Activity can be monitored by seeing the progress bar on the SFRA GUI and checking the flashing of blue LED on the back on the control card that indicates UART activity. Once complete, a graph with the open loop plot appears, as seen in Figure 5-44. This action verifies that the designed compensator is indeed stable.







Figure 5-44. SFRA Run on Closed Voltage Loop

Alternately, re-open Compensation Designer, and choose *SFRA Data* for plant option on the GUI. This option uses the measured plant information to design the compensator, and can be used to fine tune the compensation. By default, the Compensation Designer points to the latest SFRA run. If a previous SFRA run plant information must be used, select the *SFRADData.csv* file by browsing to it by clicking on *Browse SFRA Data*. Close the Compensation Designer, This verifies the voltage compensator design.

To bring the system to a safe stop, bring the input AC voltage down to zero. Ensure that the guiVBus comes down to zero, as well.

Fully halting the MCU when in real-time mode is a two-step process. First, halt the processor by using the *Halt* button on the toolbar () or by using *Target* → *Halt*. Then take the MCU out of real-time mode by clicking on . Finally, reset the MCU ().

Close CCS debug session by clicking on *Terminate Debug Session* (*Target* → *Terminate all*).



5.2.4 Test Results

The power density achieved in this design is 3.8 kW/L (62.5 W/in³). The total system efficiency is 96.5%. The PFC has an efficiency of 98.5% and the CLLLC is 98%.

5.2.4.1 Efficiency

Efficiency data is provided in the following graphs with and without 12-V bias power. The bias supplies power to control, isolators, and gate drive. The graph in Figure 5-45 was taken under the following conditions:

- $V_{IN,RMS} = 240\text{ V}$
- $V_{OUT} = 400\text{ V}$
- Coolant Temperature: 20°C




Figure 5-45. PFC Efficiency

The graph in Figure 5-46 was taken under the following conditions:

- $V_{IN} = 400\text{ V}$
- $V_{OUT} = 350\text{ V}$
- Coolant Temperature: 20°C




Figure 5-46. CLLC Efficiency

The graph in [Figure 5-47](#) was taken under the following conditions:

- $V_{IN,RMS} = 240\text{ V}$
- $V_{OUT} = 350\text{ V}$
- Coolant Temperature: 20°C




Figure 5-47. System Efficiency

5.2.4.2 System Performance

The following figures summarize the total system efficiency, system losses, total harmonic distortion (THD), and the normalized output voltage regulation accuracy.

The power density achieved in this design is 3.8 kW/L (62.5 W/in³). This comes with a total system efficiency of 96.5%. Loads above 1.5 kW have a THD < 5% and the regulation accuracy of the output voltage is roughly within $\pm 0.06\%$.

The graphs in Figure 5-48 use the following conditions:

- $V_{IN,RMS} = 240\text{ V}$
- $V_{OUT} = 350\text{ V}$
- Coolant Temperature: 20°C




Figure 5-48. System Performance

5.2.4.3 Bode Plots

The following bode plots were acquired using the onboard software frequency response analyzer inside the TMS320F28388D microcontroller. The load used in the tests was configured as a constant current sink. The microcontroller is configured to regulate a constant output voltage. The bandwidth is roughly from 1 kHz to 2.5 kHz with a phase margin in excess of 45°C.




Figure 5-49. Voltage Loop Bode Plot

The following bode plots were acquired using the onboard software frequency response analyzer inside the TMS320F28388D microcontroller. The load used in the tests was configured as a constant voltage. The microcontroller is configured to regulate a constant output current. The bandwidth is roughly from 1 kHz to 2.5 kHz with a phase margin in excess of 60°C.




Figure 5-50. Voltage Loop Bode Plot (Constant Voltage Load)

5.2.4.4 Efficiency and Regulation Data

The following table shows efficiency and regulation data.

V _{OUT} (V)	I _{OUT} (A)	P _{OUT} (W)	V _{IN} (V)	I _{IN} (A)	P _{IN} (W)	V _{BIAS} (V)	I _{BIAS} (A)	P _{BIAS} (W)	Eff (%) No Bias	Eff (%) With Bias
352.76	0.5	177.35	240.12	1.17	215.36	11.92	1.24	14.73	82.35	77.08
352.74	1	354.12	240.05	1.79	391.84	11.92	1.23	14.67	90.37	87.11
352.72	1.5	530.65	239.98	2.49	572.25	11.92	1.24	14.8	92.73	90.39
352.71	2	706.27	239.91	3.23	753.97	11.92	1.24	14.78	93.67	91.87
352.7	2.5	882.52	239.84	3.97	936.83	11.92	1.24	14.76	94.2	92.74
352.7	3	1058.9	239.76	4.72	1118.95	11.92	1.23	14.71	94.63	93.41
352.7	3.5	1235.3	239.69	5.48	1301.58	11.92	1.23	14.65	94.91	93.85
352.69	4	1411.74	239.62	6.23	1484.44	11.92	1.23	14.61	95.1	94.18
352.69	4.5	1587.99	239.55	6.99	1667.43	11.92	1.22	14.57	95.24	94.41
352.69	5	1763.62	239.47	7.75	1849.94	11.92	1.22	14.51	95.33	94.59
352.69	5.5	1939.96	239.4	8.51	2031.56	11.93	1.21	14.48	95.49	94.82
352.69	6	2116.85	239.32	9.27	2212.59	11.93	1.21	14.48	95.67	95.05
352.68	6.5	2293.18	239.25	10.02	2392.72	11.93	1.21	14.46	95.84	95.26
352.68	7	2469.51	239.17	10.78	2572.43	11.93	1.21	14.4	96	95.46
352.67	7.5	2645.17	239.1	11.53	2751.5	11.93	1.19	14.16	96.14	95.64
352.68	8	2821.8	239.02	12.29	2931.48	11.94	1.16	13.85	96.26	95.81
352.69	8.5	2998.24	238.95	13.04	3111.5	11.94	1.14	13.56	96.36	95.94
352.71	9	3174.78	238.87	13.8	3292.5	11.95	1.11	13.26	96.43	96.04
352.72	9.5	3350.46	238.79	14.56	3472.6	11.95	1.09	12.99	96.48	96.12
352.76	10	3527.33	238.71	15.33	3654.7	11.95	1.07	12.76	96.51	96.18
352.79	10.5	3704.19	238.63	16.09	3837.2	11.96	1.05	12.52	96.53	96.22
352.84	11	3881.08	238.54	16.87	4020.3	11.96	1.03	12.37	96.54	96.24
352.91	11.5	4058.4	238.46	17.64	4204.2	11.96	1.02	12.24	96.53	96.25
352.92	12	4235	238.37	18.42	4387.9	11.96	1.02	12.16	96.51	96.25
352.93	12.5	4411.3	238.28	19.2	4571.5	11.96	1.01	12.08	96.5	96.24
352.96	13	4588.2	238.18	19.98	4756	11.96	1	12	96.47	96.23
352.99	13.5	4765.1	238.09	20.77	4940.9	11.96	1	11.92	96.44	96.21
353	14	4941.9	237.99	21.55	5125.8	11.97	0.99	11.86	96.41	96.19
353.02	14.5	5118.9	237.89	22.34	5311.4	11.97	0.99	11.79	96.38	96.16
353.02	15	5294.8	237.79	23.13	5496.4	11.97	0.98	11.73	96.33	96.13
353.02	15.5	5471.6	237.68	23.92	5682.4	11.97	0.98	11.69	96.29	96.09
353.03	16	5648.3	237.62	24.71	5868.9	11.97	0.97	11.64	96.24	96.05
353.05	16.5	5825.2	237.51	25.51	6056.1	11.97	0.97	11.59	96.19	96
353.02	17.5	6176.6	237.26	27.13	6432.3	11.97	0.96	11.52	96.03	95.85
353.02	18	6353.2	237.14	27.94	6621.6	11.97	0.96	11.49	95.95	95.78
353.03	18.5	6529.8	237.01	28.76	6812.2	11.97	0.96	11.47	95.85	95.69
353.05	19	6706.8	236.87	29.59	7004.3	11.97	0.96	11.44	95.75	95.6

5.2.4.5 Thermal Data

Figure 5-51 is taken under full load operation. All of the significant heat generation components are connected to the cold plate on the bottom side of the board. The hottest components visible in this image come from the common-mode inductors in the EMI filter. These parts have no access to the cold plate and receive all their cooling through the ambient air.




Figure 5-51. Top Side Thermal Image

GaN FET temperatures are provide by means of the onboard temperature sensors inside the LMG3522 devices. Under full load conditions, all FET temperatures are less than 75°C.

Table 5-5 lists the GaN FET temperature measurements under the following conditions:

- $V_{IN,AC}$: 240 V
- $V_{DC,LINK}$: 400 V
- Coolant temperature: 33°C

Table 5-5. GaN FET Temperature Measurements

GaN FET	Temperature (°C)
PFC	66.8
CLLLC Primary (350 V/19 A)	58.1
CLLLC Secondary (350 V/19 A)	59.5
CLLLC Primary (300 V/19 A)	61.0
CLLLC Secondary (300 V/19 A)	74.0

Figure 5-52 shows the critical transformer temperatures under the following conditions:

- Coolant Temperature: 33°C
- Transformer temperature measurement locations
 - PRI 1 – Measured on the inside surface of the primary winding
 - PRI 2 – Measured on the outside surface of the primary winding
 - SEC 1 – Measured on the inside surface of the secondary winding
 - SEC 2 – Measured on the outside surface of the secondary winding
 - CORE 1 – Measured on the top of the core center leg
 - CORE 2 – Measured on the bottom of the core center leg
 - CORE 3 – Measured on the side of the core
 - CORE 4 – Measured on the top of the core




Figure 5-52. CLLLC Transformer Temperatures

5.2.4.6 PFC Waveforms

Figure 5-53 shows the PFC input voltage and input current waveform measured at the following parameters:

- Traces
 - C2: V_{IN}
 - C4: I_{IN}
- Conditions
 - $V_{IN} = 208\text{ V}$
 - $V_{OUT} = 400\text{ V}$
 - $R_{OUT} = 43\ \Omega$




Figure 5-53. PFC Input Voltage and Input Current

Figure 5-54 shows the PFC GaN drain voltage waveform measured at the following parameters:

- Traces
 - C1: GaN Switch Node Drain Voltage
 - C2: V_{IN}
 - C4: I_{IN}
- Conditions
 - $V_{IN} = 208\text{ V}$
 - $V_{OUT} = 400\text{ V}$
 - $R_{OUT} = 43\ \Omega$




Figure 5-54. PFC GaN Drain Voltage

A zoom-in of the GaN switch drain-to-source voltage transition is shown to be approximately 20 ns in [Figure 5-55](#). This rapid transition comes from the low C_{OSS} of the LMG3522.

The waveform in [Figure 5-55](#) was measured using the following parameters:

- Traces
 - C1: GaN Switch Node Drain Voltage
 - C2: V_{IN}
 - C4: I_{IN}
- Conditions
 - $V_{IN} = 208\text{ V}$
 - $V_{OUT} = 400\text{ V}$
 - $R_{OUT} = 43\ \Omega$





Figure 5-55. PFC GaN Drain Voltage - Transition

5.2.4.7 CLLC Waveforms

Figure 5-56 shows CLLC operation at 19 A (6.6 kW) under the following parameters:

- Traces
 - C1: GaN Primary Switch Node Drain Voltage
 - C2: GaN Secondary Switch Node Drain Voltage
 - C3: Transformer Primary Current
 - C4: Transformer Secondary Current
- Conditions
 - $V_{IN} = 400\text{ V}$
 - $V_{OUT} = 350\text{ V}$
 - $I_{OUT} = 19\text{ A}$



DPO4104B - 8:52:04 AM 1/29/2021

Figure 5-56. CLLC Operation 19 A (6.6 kW)

Figure 5-57 shows CLLC operation at 10 A and the following parameters:

- Traces
 - C1: GaN Switch Node Drain Voltage Leg 1
 - C2: GaN Switch Node Drain Voltage Leg 2
 - C3: Transformer Primary Current
 - C4: Transformer Secondary Current
- Conditions
 - $V_{IN} = 400\text{ V}$
 - $V_{OUT} = 350\text{ V}$
 - $I_{OUT} = 10\text{ A}$




Figure 5-57. CLLC Operation 10 A

A zoom-in of the GaN switch drain-to-source voltage transition is shown to be approximately 40 ns in [Figure 5-58](#). This rapid transition comes from the low C_{OSS} of the LMG3522.

The waveform in [Figure 5-58](#) is measured using the following parameters:

- Traces
 - C1: GaN Switch Node Drain Voltage Leg 1
 - C2: GaN Switch Node Drain Voltage Leg 2
 - C3: Transformer Primary Current
 - C4: Transformer Secondary Current
- Conditions
 - $V_{IN} = 400\text{ V}$
 - $V_{OUT} = 350\text{ V}$
 - $I_{OUT} = 10\text{ A}$




Figure 5-58. CLLC Operation 10 A - GaN FET Transitions

The waveform in Figure 5-59 is measured using the following parameters:

- Traces
 - C1: GaN Switch Node Drain Voltage Leg 1
 - C2: GaN Switch Node Drain Voltage Leg 2
 - C3: Transformer Primary Current
 - C4: Transformer Secondary Current
- Conditions
 - $V_{IN} = 400\text{ V}$
 - $V_{OUT} = 350\text{ V}$
 - $I_{OUT} = 2\text{ A}$




Figure 5-59. CLLLC Operation 2 A

A zoom-in of the GaN switch drain-to-source voltage transition is shown to be approximately 75 ns in [Figure 5-60](#). This rapid transition comes from the low C_{OSS} of the LMG3522. The slightly longer transition time in this image comes from the lighter load condition and the resulting reduced current flow.

The waveform in [Figure 5-60](#) is measured using the following parameters:

- Traces
 - C1: GaN Switch Node Drain Voltage Leg 1
 - C2: GaN Switch Node Drain Voltage Leg 2
 - C3: Transformer Primary Current
 - C4: Transformer Secondary Current
- Conditions
 - $V_{IN} = 400\text{ V}$
 - $V_{OUT} = 350\text{ V}$
 - $I_{OUT} = 2\text{ A}$




Figure 5-60. CLLC Operation 2 A - GaN FET Transitions

6 Design Files

6.1 Schematics

To download the schematics, see the design files at [TIDM-02013](#).

6.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDM-02013](#).

6.3 Altium Project

To download the Altium Designer® project files, see the design files at [TIDM-02013](#).

6.4 Gerber Files

To download the Gerber files, see the design files at [TIDM-02013](#).

7 Software Files

To download the software for this reference design, go to the [DigitalPower Software Development Kit \(SDK\) for C2000 MCUs](#) site.

8 Related Documentation

1. Texas Instruments, [TMS320F28003x Real-Time Microcontrollers](#), data sheet.
2. Texas Instruments, [C2000™ Software Frequency Response Analyzer \(SFRA\) Library and Compensation Designer in SDK Framework](#), user's guide.
3. Zaka Ullah Zahid, Zakariya M. Dalala, Rui Chen, Baifeng Chen, and Jih-Sheng Lai, *Design of Bidirectional DC–DC Resonant Converter for Vehicle-to-Grid (V2G) Applications*, *IEEE Transactions on Transportation Electrification*, Vol. 1, No. 3, October 2015, pp. 232–244.
4. Zakariya M. Dalala, Zaka Ullah Zahid, Osama S. Saadeh, Jih-Sheng Lai, *Modeling and Controller Design of a Bidirectional Resonant Converter Battery Charger*, *IEEE Access*, Vol. 6, April 2018, pp. 23338–23350.
5. Biao Zhao, Qiang Song, Wenhua Liu, and Yandong Sun, *Overview of Dual-Active-Bridge Isolated Bidirectional DC–DC Converter for High-Frequency-Link Power-Conversion System*, *IEEE Transactions on Power Electronics*, Vol. 29, No. 8, August 2014, pp. 4091–4106.
6. Joel Turchi, J.T., Dhaval Dalal, D.D., Patrick Wang, P.T., and Laurent Lenck, L.L. (2014). [Power Factor Correction \(PFC\) Handbook: Choosing the Right Power Factor Controller Solution](#). Revision 5, <http://www.onsemi.com/pub/Collateral/HBD853-D.PDF>
7. Texas Instruments, [Control Challenges in a Totem-Pole PFC](#), analog applications journal.

8.1 Trademarks

C2000™, TI E2E™, Piccolo™, TMS320C2000™, and Code Composer Studio™ are trademarks of Texas Instruments.

Altium Designer® is a registered trademark of Altium LLC or its affiliated companies.

All trademarks are the property of their respective owners.

9 Terminology

ACRONYM	DEFINITION
BCM	Battery Charging Mode
BW	Bandwidth
CAN	Controller Area Network
CCM	Continuous Conduction Mode
CCS	Code Composer Studio
CLA	Control Law Accelerator
CLB	Configurable Logic Block
CLLLC	Capacitor Inductor Inductor Inductor Capacitor
CMPSS	Comparator Subsystem
CMTI	Common-Mode Transient Immunity
DAB	Dual Active Bridge
DAC	Digital-to-Analog Converter
DCM	Discontinuous Conduction Mode
DLOG	Data Logger
DT	Dead time
DUT	Design under test
eCAP	Enhanced Capture
ePWM	Enhanced Pulse Width Modulator
ERAD	Embedded Real-Time Analysis and Diagnostic
EV	Electric Vehicle
FET	Field Effect Transistor
FHA	First Harmonic Analysis
FSI	Fast Serial Interface
GaN	Gallium Nitride
HEV	Hybrid Electric Vehicle
HRPWM	High-Resolution Pulse Width Modulator
HSEC	High-Speed Edge Card
I2C	Inter-integrated Circuit
IDE	Integrated Development Environment
IGBT	Insulated-Gate Bipolar Transistor
ISR	Interrupt Service Routine
KCL	Kirchhoff's Current Law
KVL	Kirchhoff's Voltage Law
LIN	Local Interconnect Network
MOSFET	Metal Oxide Semiconductor Field Effect Transistor
OBC	Onboard Charger
PFC	Power Factor Correction
PGA	Programmable Gain Amplifier
PMBus	Power-Management Bus
SCI	Serial Communication Interface
SDFM	Sigma-Delta Filter Module
SFRA	Software Frequency Response Analyzer
SiC	Silicon Carbide
SPI	Serial Peripheral Interface
SRC	Series Resonant Converter
ZCS	Zero Current Switching
ZVS	Zero Voltage Switching

10 About the Author

Cody Watkins is an application engineer with the C2000 Microcontrollers group at Texas Instruments. Cody received a degree in electrical engineering from the University of Cincinnati in 2015. Cody's interests are related to alternative energy sources, sustainability, and self-sufficient energy.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (October 2022) to Revision A (February 2024)	Page
• Software support with TMS320F28P65x microcontroller is added to this design.....	1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated