Please use this identifier to cite or link to this item:
http://hdl.handle.net/1942/31595
Title: | Selective Area Growth of InP and Defect Elimination on Si (001) Substrates | Authors: | Wang, Gang Leys, Maarten Loo, Roger Richard, Olivier Bender, Hugo BRAMMERTZ, Guy Waldron, Niamh Wang, Wei-E Dekoster, Johan Caymax, Matty Seefeldt, Marc Heyns, Marc |
Issue Date: | 2011 | Publisher: | ELECTROCHEMICAL SOC INC | Source: | Journal of the Electrochemical Society, 158 (6) , p. H645 -H650 | Abstract: | We report the selective area growth of InP layers in submicron trenches on Si (001) substrates by using a thin Ge buffer layer. The antiphase domain boundaries in InP layers are suppressed by engineering the local Ge surface profile. The mechanism of atomic step formation and the corresponding method for step density control are presented. We discuss the impact of the surface profile of the Ge buffer layer on the formation of antiphase domain boundaries as well as on InP nucleation. A minimum step density of 0.25 nm(-1) is required to avoid antiphase domain boundaries while a higher step density substantially reduces the stacking faults and twins in the InP nucleation layer. By employing the threading dislocation necking effect and the properly controlled Ge surface profile, high-quality InP layers have been obtained in submicron trenches. (C) 2011 The Electrochemical Society. [DOI: 10.1149/1.3571248] All rights reserved. | Notes: | Wang, G (corresponding author), IMEC, Kapeldreef 75, B-3001 Louvain, Belgium. gang.wang@imec.be |
Keywords: | VICINAL SI(001) SURFACES;HIGH-QUALITY GE;EPITAXIAL-GROWTH;PHASE-DIAGRAM;MOCVD;GAAS | Document URI: | http://hdl.handle.net/1942/31595 | ISSN: | 0013-4651 | e-ISSN: | 1945-7111 | DOI: | 10.1149/1.3571248 | ISI #: | WOS:000289854700091 | Category: | A1 | Type: | Journal Contribution |
Appears in Collections: | Research publications |
Show full item record
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.