Please use this identifier to cite or link to this item:
|Title:||Stress in Next Generation Interconnects||Authors:||Brongersma, S.H.
|Issue Date:||2006||Publisher:||Springer||Source:||Zschech, E. & Maex, K. & Ho, P.S. & Kawasaki, H. & Nakamura, T. (Ed.) 8th International Workshop on Stress-Induced Phenomena in Metallization. p. 157-163.||Abstract:||Stress is becoming an increasingly critical parameter for all steps in back-end-of-line integration. As the k-value of dielectric spacers decreases their mechanical integrity scales accordingly, making the interconnect stack increasingly sensitive to barrier and copper stresses. These stresses need to be studied not only for as-deposited layers, but also during thermal processing. Stress relaxation of the barrier can for instance occur at elevated temperatures and result in severe dielectric deformation. Copper typically relaxes at elevated temperatures during thermal cycling and then builds-up thermal stress when cooled back to room temperature. However, the initial stress state can have a strong effect on the final microstructure. An example is shown here where a new growth mode, named `super-secondary-grain-growth, is stress induced and leads to grains of many tens of microns||Document URI:||http://hdl.handle.net/1942/1480||ISBN:||0-7354-0310-4||DOI:||10.1063/1.2173545||Category:||C1||Type:||Proceedings Paper|
|Appears in Collections:||Research publications|
Show full item record
checked on Sep 2, 2020
checked on May 28, 2022
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.