Please use this identifier to cite or link to this item: http://hdl.handle.net/1942/13268
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMOTTEN, Andy-
dc.contributor.authorCLAESEN, Luc-
dc.date.accessioned2012-03-01T07:51:25Z-
dc.date.available2012-03-01T07:51:25Z-
dc.date.issued2010-
dc.identifier.citation3D Stereo Media 2010-
dc.identifier.urihttp://hdl.handle.net/1942/13268-
dc.description.abstractThis paper presents a real-time stereo vision Systemon- Chip (SoC) architecture for a depth-field generation processor as required in 3D TV applications. This architecture is fully scalable and parameterizable to allow for custom SoC implementations, as well as rapid prototyping on FPGAs. An onchip memory block architecture is used that allows parallel access to all pixels located in a chosen window of the image. A real-time stereo matching calculation at a frame rate of 56 Hz with a resolution of 800x600, a disparity of 80 and a window size of 11x11 has been realized using this architecture without the need for external memories.-
dc.language.isoen-
dc.subject.otherreal-time stereo matching; adaptable window; computer vision; Parallel memory architecture; system-on-chip; FPGA-
dc.titleReal-Time Stereo Vision Hardware Architecture Suitable for Multiple Platforms-
dc.typeProceedings Paper-
local.bibliographicCitation.conferencedate8-10 December 2010-
local.bibliographicCitation.conferencename3D Stereo Media 2010-
local.bibliographicCitation.conferenceplaceLiège-Belgium-
dc.identifier.epage4-
dc.identifier.spage1-
local.bibliographicCitation.jcatC2-
local.publisher.placeLiège-
dc.relation.references[1] N. Lazaros, G. C. Sirakoulis, and A. Gasteratos, “Review of stereo vision algorithms: From software to hardware,” International Journal of Optomechatronics, vol. 2 (4), 2008, pp. 435-462. [2] D. Scharstein, and R. Szeliski, “A taxonomy and evaluation of dense two-frame stereo correspondence algorithms,” International Journal of Computer Vision, vol. 47 (1), 2002, pp. 7-42. [3] R. Szeliski, Computer vision: algorithms and applications, unpublished [4] C. Murphy, D. Lindquist, A. M. Rynning, T. Cecil, S. Leavitt, and M. L. Chang, “Low-cost stereo vision on an FPGA,” International Symposium on Field-Programmable Custom Computing Machines, 2007, pp. 333- 334. [5] M. Hariyama, and M. Kameyama, “Pixel-serial and window-parallel VLSI processor for stereo matching using a variable window size,” Interdisciplinary Information Sciences, vol. 7 (2), 2001,pp. 289-297. [6] K. Ambrosch, M. Humenberger, and W. Kubinger, “SAD-based stereo matching using FPGAs,” in Embedded Computer Vision, Advances in Pattern Recognition, K. Branislav, ed. London: Springer-Verlag, 2009, pp. 121-138. [7] J. Yi, J. Kim, L. Li, J. Morris, G. Lee, and P. Leclercq, “Real-time three dimensional vision,” in Advances in Computer Systems Architecture, Lecture Notes in Computer Science, Berlin: Springer-Verlag, vol. 3189 2004, pp. 309-320. [8] S. Jin, J. Cho, X. D. Pham, K.M. Lee, S. –K. Park, and J. W. Jeon, “FPGA Design and Implementation of a Real-Time Stereo Vision System,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 20 (1), 2010, pp. 15-26 [9] L. Wang, M. Gong, M. Gong, and R. Yang, “How far can we go with local optimization in real-time stereo matching,” Proc. Third Int. Symp. On 3D Data Processing, Visualization, and Transmission, 2006, pp. 129- 136. [10] K.J. Yoon, and I.S. Kweon, “Adaptive support-weight approach for correspondence search,” IEEE Trans. PAMI, vol. 28 (4), 2006, pp. 650- 656. [11] A. Motten, L. Claesen, “A Binary Adaptable Window SoC Architecture for a Stereo Based Depth Field Processor,” in Proceedings IEEE VLSISOC- 2010, 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, Madrid, 27-29 September 2010, pp. 25 - 30. [12] F. Tombari, S. Mattoccia, and L. Di Stefano, “Segmentation-based adaptive support for accurate stereo correspondence,” in Advances in Image and Video Technology, Lecture Notes in Computer Science, Berlin: Springer-Verlag, vol. 4872, 2007, pp. 427-438. [13] A. Motten, L. Claesen, “An On-Chip Parallel Memory Architecture for a Stereo Vision System,” in Proceedings IEEE ECECS-2010, 17th IEEE International Conference on Electronics, Circuits, and Systems, Athens, 12-15 December 2010, 4 pages (accepted for publication). [14] R. Zabih, J. Woodfill, “Non-parametric Local Transforms for Computing Visual Correspondence”, in Proc. European Conference on Computer Vision, Stockholm, Sweden, May 1994, pp. 151-158.-
local.type.refereedRefereed-
local.type.specifiedProceedings Paper-
dc.bibliographicCitation.oldjcatC3-
local.bibliographicCitation.btitleProceedings 3D Stereo Media - The European 3D-Stereo Summit for Science, Technology and Digital Art-
item.fullcitationMOTTEN, Andy & CLAESEN, Luc (2010) Real-Time Stereo Vision Hardware Architecture Suitable for Multiple Platforms. In: 3D Stereo Media 2010.-
item.fulltextWith Fulltext-
item.contributorMOTTEN, Andy-
item.contributorCLAESEN, Luc-
item.accessRightsOpen Access-
Appears in Collections:Research publications
Files in This Item:
File Description SizeFormat 
Real-Time Stereo Vision Hardware Architecture Suitable for Multiple Platforms.pdf612.05 kBAdobe PDFView/Open
Show simple item record

Page view(s)

44
checked on Nov 7, 2023

Download(s)

16
checked on Nov 7, 2023

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.